datasheetbank_Logo    búsqueda de Hoja de datos y gratuito Fichas de descarga
Número de pieza :
casa  >>>  ADI  >>> ADF4001BRU-REEL PDF

ADF4001BRU-REEL Hoja de datos - Analog Devices

Número de piezaADF4001BRU-REEL ADI
Analog Devices ADI
Descripción (Función)200 MHz Clock Generator PLL
ADF4001BRU-REEL PDF Hoja de datos : ADF4001BRU-REEL pdf   
ADF4001BRU image

GENERAL DESCRIPTION
The ADF4001 clock generator can be used to implement clock sources for PLLs that require very low noise, stable reference signals. It consists of a low noise digital PFD (phase frequency detector), a precision charge pump, a programmable reference divider, and a programmable 13-bit N counter. In addition, the 14-bit reference counter (R counter) allows selectable REFIN frequencies at the PFD input. A complete PLL (phase-locked loop) can be implemented if the synthesizer is used with an external loop filter and VCO (voltage controlled oscillator) or VCXO (voltage controlled crystal oscillator). The N minimum value of 1 allows flexibility in clock generation.

FEATURES
200 MHz Bandwidth
2.7 V to 5.5 V Power Supply
Separate Charge Pump Supply (VP) Allows Extended Tuning Voltage in 5 V Systems
Programmable Charge Pump Currents
3-Wire Serial Interface
Hardware and Software Power-Down Mode
Analog and Digital Lock Detect
Hardware Compatible to the ADF4110/ADF4111/ADF4112/ADF4113
Typical Operating Current 4.5 mA
Ultralow Phase Noise
16-Lead TSSOP
20-Lead LFCSP

APPLICATIONS
Clock Generation
Low Frequency PLLs
Low Jitter Clock Source
Clock Smoothing
Frequency Translation
SONET, ATM, ADM, DSLAM, SDM

Enlace de página (HTML): 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17 
 
Compartir Enlace :  

Language : English   한국어   русский   简体中文   日本語  

@ 2014 - 2018  [ casa  ] [ política De Privacidad ] [ Solicitud Hoja de datos ]