datasheetbank_Logo    búsqueda de Hoja de datos y gratuito Fichas de descarga
Número de pieza :
casa  >>>  Texas-Instruments  >>> CD74HCT73 PDF

CD74HCT73 Hoja de datos - Texas Instruments

Número de piezaCD74HCT73 Texas-Instruments
Texas Instruments Texas-Instruments
Descripción (Función)Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HCT73 PDF Hoja de datos : CD74HCT73 pdf   
CD74HCT73 image

Description
The ’HC73 and CD74HCT73 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.
   
Features
• Hysteresis on Clock Inputs for Improved Noise
    Immunity and Increased Input Rise and Fall Times
• Asynchronous Reset
• Complementary Outputs
• Buffered Inputs
• Typical fMAX = 60MHz at VCC = 5V, CL = 15pF,
    TA = 25°C
• Fanout (Over Temperature Range)
    - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
    - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55°C to 125°C
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
    Logic ICs
• HC Types
    - 2V to 6V Operation
    - High Noise Immunity: NIL = 30%, NIH = 30% of VCC
        at VCC = 5V
• HCT Types
    - 4.5V to 5.5V Operation
    - Direct LSTTL Input Logic Compatibility,
        VIL= 0.8V (Max), VIH = 2V (Min)
    - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH
   

 

Búsquedas relacionadas con CD74HCT73 descripción ficha técnica

[TI  CD54HC107 ]  [TI  CD74HC107 ]  [TI  CD74HCT107 ]  [TI  5962-8515401CA ]  [TI  9084901MCA ]  [TI  CD54HC107F3A ]  [TI  CD74HC107E ]  [TI  CD74HC107EE4 ]  [TI  CD74HC107M ]  [TI  CD74HC107M96

Compartir Enlace :  

Language : English   한국어   русский   简体中文   日本語  

@ 2014 - 2018  [ casa  ] [ política De Privacidad ] [ Solicitud Hoja de datos ]