datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  NEXPERIA  >>> 74ALVCH16600DGG PDF

74ALVCH16600DGG Datasheet PDF - Nexperia B.V. All rights reserved

Número de pieza
componentes Descripción
Fabricante
74ALVCH16600DGG
NEXPERIA
Nexperia B.V. All rights reserved NEXPERIA
Other PDF
  no available.
PDF
74ALVCH16600DGG Datasheet PDF : 74ALVCH16600DGG pdf     
74ALVCH16600 image

General description
The 74ALVCH16600 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the flip-flop on the HIGH-to-LOW transition of CPAB. When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state. The HIGH clock can be controlled with the clock-enable inputs (CEBA and CEAB).

Features and benefits
• CMOS low power consumption
• MultiByte flow-through standard pin-out architecture
• Low inductance multiple VCC and GND pins for minimum noise and ground bounce
• Direct interface with TTL levels (2.7 V to 3.6 V)
• Bus hold on data inputs
• Output drive capability 50 Ω transmission lines at 85 °C
• Current drive ±24 mA at 3.0 V
• Complies with JEDEC standards:
   – JESD8-5 (2.3 V to 2.7 V)
   – JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
   – HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
   – CDM JESD22-C101E exceeds 1000 V

Page Link's: 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17 
 

Share Link: 

English 한국어 简体中文 日本語 русский

All Rights Reserved© datasheetbank.com [ Política De Privacidad ]