datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

HD74AC273 Ver la hoja de datos (PDF) - Hitachi -> Renesas Electronics

Número de pieza
componentes Descripción
Lista de partido
HD74AC273
Hitachi
Hitachi -> Renesas Electronics Hitachi
HD74AC273 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
HD74AC273
Octal D Flip-Flop
Description
The HD74AC273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The
common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops
simultaneously.
The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High
clock transition, is transferred to the corresponding flip-flops’s Q output
All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the MR
input. The device is useful for applications where the true output only is required and the Clock and Master
Reset are common to all storage elements.
Features
Ideal Buffer for MOS Microprocessor or Memory
Eight Edge-Triggered D Flip-Flops
Buffered Common Clock
Buffered, Asynchronous Master Reset
See HD74AC373 for Transparent Latch Version
See HD74AC374 for 3-State Version
Outputs Source/Sink 24 mA

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]