HI3-DAC80V-5(2001) Ver la hoja de datos (PDF) - Intersil
Número de pieza
componentes Descripción
Lista de partido
HI3-DAC80V-5 Datasheet PDF : 8 Pages
| |||
HI-DAC80V
Definitions of Specifications
Digital Inputs
The Hl-DAC80V accepts digital input codes in
complementary binary, complementary offset binary, and
complementary two’s complement binary.
Settling Time
That interval between application of a digital step input, and
final entry of the analog output within a specified window
about the settled value. Intersil Corporation usually specifies
a unipolar 10V full scale step, to be measured from 50% of
the input digital transition, and a window of ±1/2 LSB about
the final value. The device output is then rated according to
the worst (longest settling) case: low to high, or high to low.
In a 12-bit system ±1/2 LSB = ±0.012% of FSR.
TABLE 1.
ANALOG OUTPUT
DIGITAL
INPUT
COMPLE-
MENTARY
STRAIGHT
BINARY
COMPLE-
MENTARY
OFFSET
BINARY
COMPLE-
MENTARY
TWO’S
COMPLEMENT †
MSB...LSB
000...000 + Full Scale + Full Scale
-LSB
100...000 Mid Scale-1 LSB -1 LSB
+ Full Scale
111...111
Zero
- Full Scale
Zero
011...111 +1/2 Full Scale
Zero
- Full Scale
† Invert MSB with external inverter to obtain CTC Coding.
Thermal Drift
Thermal drift is based on measurements at 25oC, at high
(TH) and low (TL) temperatures. Drift calculations are made
for the high (TH -25oC) and low (25oC-TL) ranges, and the
larger of the two values is given as a specification
representing worst case drift.
Gain Drift, Offset Drift, Reference Drift and Total Bipolar Drift
are calculated in parts per million per oC as follows:
GainDrift = ∆-----F----S-F---R-S-----R⁄---∆----°---C-- × 106
OffsetDrift = ∆-----O-----f--f-F-s---Se----t-R--⁄---∆----°---C--- × 106
ReferenceDrift = -∆----V----R----VE----RF----E-⁄--(-F--∆----°---C----)- × 106
TotalBipolarDrift = ∆-----V----O-F----⁄S---(--R∆-----°--C------) × 106
NOTE: FSR = Full Scale Output Voltage - Zero Scale Output
Voltage.
∆FSR = FSR (TH) - FSR (25oC),
or FSR (25oC) - FSR (TL).
VO = Steady State response to any input code.
Total Bipolar Drift (TBD) is the variation of output voltage
with temperature, in the bipolar mode of operation. It
represents the net effect of drift in Gain, Offset, Linearity and
Reference Voltage. Total Bipolar Drift values are calculated,
based on measurements as explained above. Gain and
Offset need not be calibrated to zero at 25oC. The specified
limits for TBD apply for any input code and for any power
supply setting within the specified operating range.
Accuracy
Linearity Error (Short for “Integral Linearity Error.” Also,
sometimes called “Integral Nonlinearity” and “Nonlinearity”.)
The maximum deviation of the actual transfer characteristic
from an ideal straight line. The ideal line is positioned
according to end-point linearity for D/A converter products
from Intersil Corporation, i.e., the line is drawn between the
end-points of the actual transfer characteristic (codes 00...0
and 11...1).
Differential Linearity Error The difference between one
LSB and the output voltage change corresponding to any
two consecutive codes. A Differential Nonlinearity of ±1 LSB
or less guarantees monotonicity.
Monotonicity The property of a D/A converter’s transfer
function which guarantees that the output derivative will not
change sign in response to a sequence of increasing (or
decreasing) input codes. That is, the only output response to
a code change is to remain constant, increase for Increasing
code, or decrease for decreasing code.
Total Error The net output error resulting from all internal
effects (primarily non-ideal Gain, Offset, Linearity and
Reference Voltage). Supply voltages may be set to any
values within the specified operating range. Gain and offset
errors must be calibrated to zero at 25oC. Then the specified
limits for Total Error apply for any input code and for any
temperature within the specified operating range.
Power Supply Sensitivity
Power Supply Sensitivity is a measure of the change in gain
and offset of the D/A converter resulting from a change in
-VS, or +VS supplies. It is specified under DC conditions and
expressed as full scale range percent of change divided by
power supply percent change.
PSS = --∆--------F------u--------l--Fl----S----SV-------c---∆---RS-----a----V---(--(---l-N---e--SN---------oR----o--×---m------a-m---1-----i---n-n--0---i-----n-ga0---------l-ae---)------l--×--)--------1------0--------0---
Glitch
A glitch on the output of a D/A converter is a transient spike
resulting from unequal internal ON-OFF switching times.
Worst case glitches usually occur at half-scale, i.e., the
major carry code transition from 011...1 to 100...0 or vice
versa. For example, if turn ON is greater than OFF for
011...1 to 100...0, an intermediate state of 000...0 exists,
such that, the output momentarily glitches toward zero
5
Share Link: 