IS61C6416 Ver la hoja de datos (PDF) - Integrated Circuit Solution Inc

Número de pieza

componentes Descripción

Lista de partido

IS61C6416

64K x 16 HIGH-SPEED CMOS STATIC RAM

Integrated Circuit Solution Inc 

IS61C6416

WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

Symbol Parameter

-10

Min. Max.

-12

Min. Max.

-15

Min. Max.

-20

Min. Max. Unit

tWC Write Cycle Time

tSCE CE to Write End

10 —

8—

12 —

9—

15 —

10 —

20 — ns

12 — ns

tAW Address Setup Time

to Write End

8—

9—

10 —

12 — ns

tHA Address Hold from Write End 0 —

0—

0—

0 — ns

tSA Address Setup Time

0—

tPWB LB, UB Valid to End of Write 8 —

tPWE WE Pulse Width

8—

0—

9—

9—

0—

10 —

10 —

0 — ns

12 — ns

12 — ns

tSD Data Setup to Write End

5—

6—

7—

9 — ns

tHD Data Hold from Write End

t (2)

HZWE

WE LOW to High-Z Output

t (2)

LZWE

WE HIGH to Low-Z Output

0—

—5

3—

0—

—6

3—

0—

—7

3—

0 — ns

— 9 ns

3 — ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V

and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to

initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the

rising or falling edge of the signal that terminates the write.

6

Integrated Circuit Solution Inc.

SR012-0B

Share Link: