L6238SQT Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Lista de partido
L6238SQT Datasheet PDF : 31 Pages
| |||
Figure 2.2
POR=0
FROM ANY STATE
RUN/BRK=0
FROM ANY STATE
STATE=1
DRIVERS OFF
MIN CLOCK DELAY
PERIOD STOP
DELAY STOP
MASK STOP
RUN/BRAKE=1
DRIVERS OFF
MIN CLOCK DELAY
LOAD MIN DELAY
LOAD MIN MASK
PERIOD STOP
DELAY COUNT
STATE=STATE+1
MASK COUNT
OUTENA=1
CHECK FOR Zc
2 21
SYS_CLK
DRIVERS ON
PERIOD STOP
DELAY STOP
MASK STOP
64/FALIGN
CHECK FOR Zc
192/FALIGN
STATE=STATE+1
LOAD DELAY=MIN
LOAD MASK=MAX
PERIOD COUNT
DELAY COUNT
STATE=STATE+1
MASK COUNT
BEMF
DRIVERS ON
LOAD DELAY=PERIOD
LOAD MASK=PERIOD
RESET PERIOD
PERIOD COUNT
DELAY COUNT*
STATE=STATE+1
MASK COUNT
BEMF: BEMF RISING WITH PNSLOPE=1 OR BEMF FALLING WITH PNSLOPE=0
BEMF: BEMF RISING WITH PNSLOPE=0 OR BEMF FALLING WITH PNSLOPE=1
***MIN MASK=192/SYS_CLK (I.E. WITH SYS_CLK=10MHz, MIN MASK=19.2µs)
BEMF
BEMF
D95IN310
L6238S
Bemf. This resychronization can either occur
whenever Output Enable or Run/Brake is first
brought low then high.
Referring to figure 2-4, the ”Hold for Resync”
state is brought low. The controller leaves this
state and enters ”Start Resync” when Output En-
able is high.
Figure 2.3: Watch-Dog Timer
OVER TEMP SHUTDOWN
OUTPUT RUN/
ENABLE BRAKE
FALIGN
S
TO START-UP
Q LOGIC
Q
S
D95IN311
Figure 2-4
BEMF
BEMF
RUN/BRK=0
LOAD MIN DELAY
LOAD MIN MASK***
DELAY COUNT
STATE=STATE+1
MASK COUNT
OUTENA=1
CHECK FOR Zc
BEMF
LOAD DELAY=MIN
LOAD MASK=MIN
PERIOD COUNT
DELAY COUNT*
STATE=STATE+1
MASK COUNT
DRIVERS OFF
MONO=0**
BEMF
OUTENA=1
BEMF
BEMF
RUN
MODE
DRIVERS ON
LOAD DELAY=PERIOD
LOAD MASK=PERIOD
RESET PERIOD
PERIOD COUNT
DELAYH COUNT*
STATE=STATE+1
MASK COUNT
OUTENA=0
RESYNCHRONIZATION MODE
DRIVERS OFF
MIN CLOCK DELAY
PERIOD STOP
HOLD FOR RESYNC
D95IN312
*CLOCK DELAY=(TDLY [2:0] WHEN BEMF PERIOD <3.3ms @ 10MHz (SPEED>12.7Hz FOR 8 POLES)
BEMF: BEMF RISING WITH PNSLOPE=1 OR BEMF FALLING WITH PNSLOPE=0
BEMF: BEMF RISING WITH PNSLOPE=0 OR BEMF FALLING WITH PNSLOPE=1
** MONO=0 WHEN FREQ (BEMF)=2*FREQ(PHASE)
*** MIN MASK=192/SYS_CLK(I.E.WITH SYS_CLK=10MHz, MIN MASK=19.2µs)
11/31
Share Link: 