L6238SQA Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Lista de partido
L6238SQA Datasheet PDF : 31 Pages
| |||
L6238S
PIN FUNCTIONS
PLCC44 PQFP44 TQFP64
Name
I/O
1
39 56, 57 OUTPUT B I/O
2
40
58 SPIN SENSE O
3
41
59 BRAKE DELAY I
4
42 60, 61
Rsense 1
O
5
6, 7,
17, 29,
39, 40
8
9
10
11, 42
12
13, 32
14
15
16
18
19
43
1, 11,
23, 33,
34, 44
2
3
4
5, 36
6
7, 26
8
9
10
12
13
62
CHARGE
I
PUMP 2
*
GROUND
S
4 CHARGE PUMP 1 I
5 CHARGE PUMP 3 O
6, 7
OUTPUT A I/O
9, 10,
Vpower
S
52, 53
11
Vanalog
S
8, 18,
N.C
N.C
19, 31,
41
12
Tdly(0)
I
13
Tdly(1)
I
14
Tdly(2)
I
20
OTWARN
O
21 SELECT POLE I
20
14
22
PWM TIMER I
21
15
23 PWM/LINEAR I
22
16
24
OUTPUT
I
ENABLE
23
17
25
SEQUENCE I
24
18
26
SEQ
I
INCREMENT
25
19
27 SYSTEM CLK I
26
20
28
MONO/SEQ. I
INC. CONTROL
27
21
29
Falign
I
28
22
30
PWM COMP O
30
24
35
Vlogic
S
31
25
36
Fmotor
O
33
27
37
Vcontrol
I
34
28
38
CSA INPUT
I
35
29 39, 40
Rsense 2
O
36
30 42, 43 OUTPUT C
I/O
37
31
44 gm COMP
I
Function
DMOS Half Bridge Output and Input B for Bemf sensing.
Toggless at each Zero Crossing of the Bemf.
Energy Recovery time constant, defined by external R-C to ground.
Outputs A+B connections for the Motor Current Sense Resistor
to ground
Negative Terminal of Pump Capacitor.
Ground terminals.
Positive terminal of Pump Capacitor.
Positive terminal of Storage Capacitor.
DMOS Half Bridge Output and Input A for Bemf sensing.
Power Section Supply Terminal.
12V supply.
Open Terminal
Three bits that set the Delay between the detection of the Bemf
zero crossing, and the commutation of the next Phase.
Overtemperature Warning Output
Selects # of Motor Poles. A zero selects 8, while a one selects 4
poles.
Capacitor connected to this pin sets the maximum time allowed
for 100% duty cycle during PWM operation
Selects PWM or Linear Output Current Control
Tristates Power Output Stage when a logic zero.
Rising edge will initiate start-up. A Braking rountine is started
when this input is brought low.
A low to high transition on this pin increments the Output State
Sequencer.
Clock Frequency for the system timer/counters.
A logic one will disable the Monotonicity Detector and Sequence
Increment functions.
Reference Frequency for the opt. Auto-Start Algorithm. If int.
start up is not used, this pin must be connected to the System
Clock.
Output of the PWM Comparator
5V Logic Supply Voltage.
Motor Once-per-Revolution signal.
Voltage at this input controls he Motor Current
Input to the Current Sense Amplifier.
Output C connection for the Motor Current Sense Resistor to
ground.
DMOS Half Bridge Output and Input C for Bemf sensing.
A series RC network to ground that defines the compensation of
the Transconductance Loop.
4/31
Share Link: 