DS2141A Ver la hoja de datos (PDF) - Dallas Semiconductor -> Maxim Integrated

Número de pieza

componentes Descripción

Lista de partido

DS2141A

T1 Controller

Dallas Semiconductor -> Maxim Integrated 

DS2141A

DS2141A FEATURES

• parallel control port

• large error counters

• onboard dual 2–frame elastic store

• FDL support circuitry

• robbed–bit signaling extraction and insertion

• programmable output clocks

• fully independent transmit and receive sections

• frame sync generation

• error–tolerant yellow and blue alarm detection

• output pin test mode

• payload loopback capability

• SLC–96 support

• remote loop up/down code detection

• loss of transmit clock detection

• loss of receive clock detection

• 1’s density violation detection

PIN DESCRIPTION Table 1

PIN

SYMBOL

TYPE

1

TCLK

I

2

TSER

I

3

TCHCLK

O

4

TPOS

O

5

TNEG

6–13

AD0–AD7

I/O

14

BTS

I

15

RD(DS)

I

16

CS

I

17

ALE(AS)

I

18

WR(R/W)

I

19

RLINK

O

20

VSS

–

21

RLCLK

O

22

RCLK

I

23

RCHCLK

O

24

RSER

O

DESCRIPTION

Transmit Clock. 1.544 MHz primary clock.

Transmit Serial Data. Transmit NRZ serial data, sampled on the

falling edge of TCLK.

Transmit Channel Clock. 192 KHz clock which pulses high during

the LSB of each channel. Useful for parallel–to–serial conversion of

channel data, locating robbed–bit signaling bits, and for blocking

clocks in DDS applications. See Section 13 for timing details.

Transmit Bipolar Data. Updated on rising edge of TCLK.

Address/Data Bus. An 8–bit multiplexed address/data bus.

Bus Type Select. Strap high to select Motorola bus timing; strap low

to select Intel bus timing. This pin controls the function of the

RD(DS), ALE(AS), and WR(R/W) pins. If BTS=1, then these pins

assume the function listed in parenthesis ().

Read Input (Data Strobe).

Chip Select. Must be low to read or write the port.

Address Latch Enable (Address Strobe). A positive–going edge

serves to demultiplex the bus.

Write Input (Read/Write).

Receive Link Data. Updated with either FDL data (ESF) or Fs–bits

(D4) or Z–bits (ZBTSI) one RCLK before the start of a frame. See

Section 13 for timing details.

Signal Ground. 0.0 volts.

Receive Link Clock. 4 KHz or 2 KHz (ZBTSI) demand clock for the

RLINK input. See Section 13 for timing details.

Receive Clock. 1.544 MHz primary clock.

Receive Channel Clock. 192 KHz clock which pulses high during

the LSB of each channel. Useful for parallel–to–serial conversion of

channel data, locating robbed–bit signaling bits, and for blocking

clocks in DDS applications. See Section 13 for timing details.

Receive Serial Data. Received NRZ serial data; updated on rising

edges of RCLK.

022698 3/35

Share Link: