7805ALPRPDH Ver la hoja de datos (PDF) - MAXWELL TECHNOLOGIES
Número de pieza
componentes Descripción
Lista de partido
7805ALPRPDH Datasheet PDF : 18 Pages
| |||
16-Bit Latchup Protected ADC
7805ALP
PIN NUMBER
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
NAME
VIN
AGND1
REF
CAP
AGND2
D15 (MSB)
D14
D13
D12
D11
D10
D9
D8
DGND
D7
D6
D5
D4
D3
D2
D1
D0 (LSB)
STATUS*
R/C
CS
BUSY
DECPLNG
VS
TABLE 1. 7805ALP PINOUT DESCRIPTION
DIGITAL I/O DESCRIPTION
Analog input.
Analog ground. Used internally as ground reference point.
Reference input/output. 2.2 µ F tantalum capacitor to ground
Reference buffer capacitor. 2.2 µ F tantalum capacitor to ground.
Analog ground.
0
Data bit 15. Most Significant Bit (MSB) of conversion results. When STATUS is
HIGH*, D15 must not be driven high.
0
Data bit 14. When STATUS is HIGH*, D14 must not be driven high.
0
Data bit 13. When STATUS is HIGH*, D13 must not be driven high.
0
Data bit 12. When STATUS is HIGH*, D12 must not be driven high.
0
Data bit 11. When STATUS is HIGH*, D11 must not be driven high.
0
Data bit 10. When STATUS is HIGH*, D10 must not be driven high.
0
Data bit 9. When STATUS is HIGH*, D9 must not be driven high.
0
Data bit 8. When STATUS is HIGH*, D8 must not be driven high.
Digital Ground
0
Data bit 7. When STATUS is HIGH*, D7 must not be driven high.
0
Data bit 6. When STATUS is HIGH*, D6 must not be driven high.
0
Data bit 5. When STATUS is HIGH*, D5 must not be driven high.
0
Data bit 4. When STATUS is HIGH*, D4 must not be driven high.
0
Data bit 3. When STATUS is HIGH*, D3 must not be driven high.
0
Data bit 2. When STATUS is HIGH*, D2 must not be driven high.
0
Data bit 1. When STATUS is HIGH*, D1 must not be driven high.
0
Data bit 0. Least Significant Bit (LSB) of conversion results. When STATUS is
HIGH*, D0 must not be driven high.
0
STATUS when HIGH indicates latchup protection is active and output data is
invalid. Capacitive loading should not exceed 1000 pF.
I
With CS LOW and BUSY HIGH, a falling edge of R/C initiates a new conversion.
When STATUS is HIGH*, CS and R/C must not be driven high.
I
Internally OR’d with R/C. If R/C LOW, a falling edge on CS initiates a new conver-
sion. When STATUS is HIGH*, CS and R/C must not be driven high.
0
At the start of a conversion, BUSY goes LOW and stays LOW until the conversion
is completed and the digital outputs have been updated.
Supply voltage high speed decoupling pin. Decouple to ground with 1.0 µ F ceramic
capacitor.
Supply input. Nominally 5V. Decouple to ground with 10 µ F tantalum capacitor.
01.10.05 Rev 9
All data sheets are subject to change without notice 2
©2005 Maxwell Technologies
All rights reserved.
Share Link: 