LPC47N217-JV Ver la hoja de datos (PDF) - SMSC -> Microchip

Número de pieza

componentes Descripción

Lista de partido

LPC47N217-JV

64-Pin Super I/O with LPC Interface

SMSC -> Microchip 

LPC47N217

64-Pin Super I/O with LPC

Interface

Product Features

ƒ 3.3 Volt Operation (5V tolerant)

ƒ Programmable Wakeup Event Interface

(IO_PME# Pin)

ƒ SMI Support (IO_SMI# Pin)

ƒ GPIOs (14)

ƒ Two IRQ Input Pins

ƒ XNOR Chain

ƒ PC99a, PC2001

ƒ ACPI 2.0 Compliant

ƒ 64-pin STQFP Lead-free RoHS Compliant

Package

ƒ Intelligent Auto Power Management

ƒ Serial Ports

− One Full Function Serial Port

− High Speed 16C550A Compatible UART with

Send/Receive 16-Byte FIFO

− Supports 230k and 460k Baud

− Programmable Baud Rate Generator

− Modem Control Circuitry

ƒ Infrared Communications Controller

− IrDA v1.2 (4Mbps), HPSIR, ASKIR, Consumer IR

Support

− 1 IR Port

− 96 Base I/O Address, 15 IRQ Options and 3 DMA

Options

Data Brief

ƒ Multi-Mode Parallel Port with ChiProtect

− Standard Mode IBM PC/XT, PC/AT, and PS/2

Compatible Bidirectional Parallel Port

− Enhanced Parallel Port (EPP) Compatible - EPP 1.7

and EPP 1.9 (IEEE 1284 Compliant)

− IEEE 1284 Compliant Enhanced Capabilities Port

(ECP)

− ChiProtect Circuitry for Protection Against Damage

Due to Printer Power-On

− 192 Base I/O Address, 15 IRQ and 3 DMA Options

ƒ LPC Bus Host Interface

− Multiplexed Command, Address and Data Bus

− 8-Bit I/O Transfers

− 8-Bit DMA Transfers

− 16-Bit Address Qualification

− Serial IRQ Interface Compatible with Serialized

IRQ Support for PCI Systems

− PCI CLKRUN# Support

− Power Management Event (IO_PME#) Interface

Pin

ORDERING INFORMATION

Order Number:

LPC47N217-JV for 64 pin STQFP lead-free RoHS compliant package

SMSC LPC47N217

Page 1

PRODUCT PREVIEW

Revision 0.2 (03-29-07)

Share Link: