MK2042-01 Ver la hoja de datos (PDF) - Integrated Circuit Systems

Número de pieza

componentes Descripción

Lista de partido

MK2042-01

Communications Clock Monitor

Integrated Circuit Systems 

ADVANCE INFORMATION

MK2042-01

I CR O C LOC K

Communications Clock Monitor

Electrical Specifications

Parameter

Conditions

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage, VDD

Referenced to GND

Inputs and Clock Outputs

Ambient Operating Temperature

Soldering Temperature

Max of 10 seconds

Storage Temperature

DC CHARACTERISTICS (VDD = 3.3 V unless noted)

Operating Voltage, VDD

Input High Voltage, VIH (Note 2)

INA, INB

Input Low Voltage, VIL (Note 2)

INA, INB

Input High Voltage, VIH

Input Low Voltage, VIL

Output High Voltage, VOH, CMOS level

IOH=-4 mA

Output High Voltage, VOH

IOH=-8 mA

Output Low Voltage

IOL=8 mA

Operating Supply Current, IDD

No Load, VDD=3.3 V

Short Circuit Current

Each output

Input Capacitance

AC CHARACTERISTICS (VDD = 3.3 V unless noted)

Input Frequency, External Mode

INA, INB, REFIN

Input Clock Pulse Width

CLKOUT Settling Time

After SELB change

Output Clock Rise Time

0.8 to 2.0 V

Output Clock Fall Time

2.0 to 0.8 V

Output Clock Duty Cycle, High Time

At VDD/2

Minimum

-0.5

-40

-65

3.14

(VDD/2)+1

2

VDD-0.4

2.4

0

4

40

Typical

5

±50

7

Maximum

7

VDD+0.5

85

250

150

5.25

(VDD/2)-1

0.8

0.4

100

1

1.5

1.5

60

Units

V

V

°C

°C

°C

V

V

V

V

V

V

V

V

mA

mA

pF

MHz

ns

ms

ns

ns

%

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure

to levels above the operating limits but below the Absolute Maximums may affect device reliability.

2. Switching occurs nominally at VDD/2.

3: The phase relationship between input and output clocks can change at power up or when switching between INA and INB.

EXTERNAL COMPONENT SELECTION

The MK2042-01 requires a minimum number of external components for proper operation. A decoupling

capacitor of 0.01µF must be connected between VDD and GND, pins 15 and 10. This capacitor should be

as close to the chip as possible. A series termination resistor of 33 Ω may be used on CLKOUT with traces

longer than 1 inch (assuming 50 Ω traces). In applications where the HIGH and LOW outputs are

connected to the MK2049-xx, 10 kΩ resistors should be used on each of those outputs.

MDS 2042-01

3

Revision 102600

Printed 11/15/00

Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel• www.icst.com

Share Link: