PI74VCX16240A(2006) Ver la hoja de datos (PDF) - Pericom Semiconductor
Número de pieza
componentes Descripción
Lista de partido
PI74VCX16240A Datasheet PDF : 8 Pages
| |||
PI74VCX16240
16-Bit Inverting Buffer/Driver
11223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122w3344it55h6677388-99S00t11a2211te2233O4455u66t77p88u9900t11s22
Test Circuits and Switching Waveforms
Switch Position
Parameter Measurement Information (VDD = 1.8V - 3.6V)
From Output
Under Test
350pF
CL
(See Note A)
R1
500Ω
RL
500Ω
2 x VDD
Open
GND
Test
tpd
tPLZ/tPZL
t tPHZ/ PZH
Pulse Width
S1
Open
2 x VDD
GND
Low-High-Low
Pulse
tW
Setup, Hold, and Release Timing
High-Low-High
Pulse
VDD
VDD/2
0V
VDD
VDD/2
0V
Data
Input
Timing
Input
tSU
tH
VDD
VDD/2
0V
VDD
VDD/2
0V
Notes:
A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions
such that the output is LOW except when disabled by
the output control.
Waveform 2 is for an output with internal conditions
such that the output is HIGH except when disabled by
the output control.
• All input pulses are supplied by generators having the
following characteristics: PRR ≤ 10 MHz, ZO = 50Ω,
tr ≤ 2ns, tf ≤ 2ns, measured from 10% to 90%, unless
otherwise specified.
• The outputs are measured one at a time with one
transition per measurement.
Propagaton Delay
Input
tPLH
Output
tPHL
Opposite Phase
Input Transition
VDD
VDD/2
tPHL
0V
VDD
VDD/2
tPLH
VOL
VDD
VDD/2
0V
Enable Disable Timing
Output
Control
(Active LOW)
tPZL
Output
Waveform 1
S1 at 2xVDD
(see Note B) tPZH
Output
Waveform 2
S1 at GND
(see Note B)
tPLZ
VDD
VDD/2
tPHZ
VDD/2
VDD
VDD/2
0V
VDD
+0.15V
VOL
-0.15V VOH
0V
06-0176
7
PS8323B 06/02/06
Share Link: 