A49LF040A Ver la hoja de datos (PDF) - AMIC Technology
Número de pieza
componentes Descripción
Lista de partido
A49LF040A Datasheet PDF : 32 Pages
| |||
A49LF040A
Table 1: Pin Description
Symbol
Pin Name
A10-A0
Address
Type
IN
Interface
A/A
Mux
LPC
Descriptions
X
Inputs for addresses during Read and Write operations in A/A Mux
mode. Row and column addresses are latched by R/C pin.
I/O7-I/O0
Data
I/O X
To output data during Read cycle and receive input data during
Write cycle in A/A Mux mode. The outputs are in tri-state when
OE is high.
OE
Output Enable
IN
X
To control the data output buffers.
WE
Write Enable
IN
X
To control the Write operations.
MODE
Interface Mode
Select
To determine which interface is operational. When held high, A/A
Mux mode is enabled and when held low, LPC mode is enabled.
IN
X X This pin must be setup at power-up or before return from reset and
not change during device operation. This pin is internally pulled
down with a resistor between 20-100 K
INIT
Initialize
This is the second reset pin for in-system use. INIT and RST
IN
X pins are internally combined and initialize a device reset when
driven low.
ID[3:0]
Identification Inputs IN
These four pins are part of the mechanism that allows multiple
LPC devices to be attached to the same bus. To identify the
component, the correct strapping of these pins must be set. The
X boot device must have ID[3:0]=0000 and it is recommended that
all subsequent devices should use sequential up-count strapping.
These pins are internally pulled down with a resistor between 20-
100 KΩ.
GPI[4:0]
General Purpose
Inputs
IN
These individual inputs can be used for additional board flexibility.
The state of these pins can be read immediately at boot, through
X
LPC internal registers. These inputs should be at their desired
state before the start of the PCI clock cycle during which the read
is attempted, and should remain in place until the end of the Read
cycle. Unused GPI pins must not be floated.
TBL
Top Block Lock
IN
To prevent any write operations to the Boot Block when driven low,
X
regardless of the state of the block lock registers. When TBL is
high it disables hardware write protection for the top Boot Block.
This pin cannot be left unconnected.
LAD[3:0]
LPC Interface I/Os
I/O
X I/O Communications in LPC mode.
LCLK
Clock
IN
X
To provide a clock input to the device. This pin is the same as that
for the PCI clock and adheres to the PCI specifications.
LFRAME
Frame
IN
X
To indicate start of a data transfer operation. LFRAME is also
used to abort an LPC cycle in progress.
RST
Reset
IN
X X To reset the operation of the device
WP
Write Protect
IN
When low, prevents any write operations to all but the highest
X addressable block. When WP is high it disables hardware write
protection for these blocks. This pin cannot be left unconnected.
R/ C
Row/Column Select IN
X
This pin determines whether the address pins are pointing to the
row addresses or the column addresses in A/A Mux mode.
R/B
Ready/Busy
OUT X
This pin is used to determine if the device is busy in write
operations. Valid only in A/A Mux mode.
RES
Reserved
X Reserved. These pins must be left unconnected.
VDD
Power Supply
PWR X X To provide power supply (3.0-3.6Volt).
VSS
Ground
PWR X X Circuit ground. All VSS pins must be grounded.
NC
No Connection
X X Unconnected pins.
Notes: IN=Input, OUT=output, I/O=Input/Output, PWR=Power
PRELIMINARY (March, 2006, Version 0.1)
4
AMIC Technology, Corp.
Share Link: 