AD5045(RevA) Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Lista de partido
AD5045
(Rev.:RevA)
(Rev.:RevA)
Analog Devices
AD5045 Datasheet PDF : 25 Pages
| |||
Data Sheet
AD5025/AD5045/AD5065
TIMING CHARACTERISTICS
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. See Figure 3 and
Figure 4. VDD = 4.5 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 4.
Parameter
Symbol
Min
SCLK Cycle Time
SCLK High Time
SCLK Low Time
SYNC to SCLK Falling Edge Setup Time
t11
20
t2
10
t3
10
t4
16.5
Data Setup Time
Data Hold Time
SCLK Falling Edge to SYNC Rising Edge
t5
5
t6
5
t7
0
Minimum SYNC High Time (Single Channel Update)
t8
3
Minimum SYNC High Time (All Channel Update)
t8
8
SYNC Rising Edge to SCLK Fall Ignore
t9
17
LDAC Pulse Width Low
t10
20
SCLK Falling Edge to LDAC Rising Edge
t11
20
CLR Pulse Width Low
t12
10
SCLK Falling Edge to LDAC Falling Edge
t13
10
CLR Pulse Activation Time
t14
10.6
SCLK Rising Edge to SDO Valid
SCLK Falling Edge to SYNC Rising Edge
t152, 3
t162
5
SYNC Rising Edge to SCLK Rising Edge
t172
8
SYNC Rising Edge to LDAC/CLR/PDL Falling Edge (Single Channel Update) t182
2
SYNC Rising Edge to LDAC/CLR/PDL Falling Edge (All Channel Update)
t182
4
PDL Minimum Pulse Width
t19
20
Typ
Max
Unit
ns
ns
ns
ns
ns
ns
30
ns
µs
µs
ns
ns
ns
ns
ns
µs
22
ns
30
ns
ns
µs
µs
ns
1 Maximum SCLK frequency is 50 MHz at VDD = 4.5 V to 5.5 V. Guaranteed by design and characterization; not production tested.
2 Daisy-chain mode only.
3 Measured with the load circuit of Figure 2. t15 determines the maximum SCLK frequency in daisy-chain mode.
Circuit and Timing Diagrams
2mA IOL
TO OUTPUT
PIN
CL
50pF
VOH (MIN) + VOL (MAX)
2
2mA IOH
Figure 2. Load Circuit for Digital Output (SDO) Timing Specifications
Rev. A | Page 5 of 25
Share Link: