AD6645 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza

componentes Descripción

Lista de partido

AD6645

14-Bit, 80 MSPS/105 MSPS A/D Converter

Analog Devices 

LAYOUT INFORMATION

The schematic of the evaluation board (see Figure 43)

represents a typical implementation of the AD6645. A multi-

layer board is recommended to achieve best results. It is highly

recommended that high quality, ceramic chip capacitors be

used to decouple each supply pin to ground directly at the

device. The pinout of the AD6645 facilitates ease of use in the

implementation of high frequency, high resolution design practices.

All of the digital outputs are segregated to two sides of the chip,

with the inputs on the opposite side for isolation purposes.

Care should be taken when routing the digital output traces. To

prevent coupling through the digital outputs into the analog

portion of the AD6645, minimal capacitive loading should be

placed on these outputs. It is recommended that a fanout of

only one gate should be used for all AD6645 digital outputs.

The layout of the encode circuit is equally critical. Any noise

received on this circuitry results in corruption in the digitization

process and lower overall performance. The encode clock must be

isolated from the digital outputs and the analog inputs.

Table 8. Twos Complement Output Coding

AIN Level AIN Level Output State Output Code

VREF + 0.55 V VREF − 0.55 V Positive FS

01 1111 1111 1111

VREF

VREF

Midscale

00 … 0/11 … 1

VREF − 0.55 V VREF + 0.55 V Negative FS 10 0000 0000 0000

AD6645

JITTER CONSIDERATIONS

The SNR for an ADC can be predicted. When normalized to

ADC codes, the following equation accurately predicts the SNR

based on three terms: jitter, average DNL error, and thermal

noise. Each of these terms contributes to the noise within the

converter.

SNR = 1.76 −

( ) ⎡

20 log⎢ 2π × fANALOG × t j rms

⎣

2

+

⎜⎝⎛

1+ε

2n

⎟⎠⎞2

+

⎜⎛

⎜⎝

2×

where:

2

×VNOISE rms

⎟⎞2

⎤1/

⎥

2

2n

⎟⎠

⎥

⎦

fANALOG is the analog input frequency.

tj rms is the rms jitter of the encode (rms sum of encode source

and internal encode circuitry).

ε is the average DNL of the ADC (typically 0.41 LSB).

n is the number of bits in the ADC.

VNOISE rms is the voltage rms thermal noise that refers to the

analog input of the ADC (typically 0.9 LSB rms).

For a 14-bit ADC, such as the AD6645, aperture jitter can

greatly affect the SNR performance as the analog frequency is

increased. Figure 42 shows a family of curves that demonstrate the

expected SNR performance of the AD6645 as jitter increases.

The chart is derived from the preceding equation.

For a complete discussion of aperture jitter, see the AN-756

application note, Sampled Systems and the Effects of Clock Phase

Noise and Jitter. The AN-756 application note can be found on

www.analog.com.

80

75

70

AIN = 110MHz

65

AIN = 150MHz

AIN = 190MHz

60

AIN = 30MHz

AIN = 70MHz

55

0

0.1

0.2

0.3

0.4

0.5

0.6

JITTER (ps)

Figure 42. SNR vs. Jitter

Rev. D | Page 19 of 24

Share Link: