AD7484BSTZ Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Lista de partido
AD7484BSTZ Datasheet PDF : 20 Pages
| |||
AD7484
111...111
111...110
111...000
011...111
1LSB = VREF/16384
000...010
000...001
000...000
0V
0.5LSB
–OFFSET
+VREF – 1.5LSB
–OFFSET
ANALOG INPUT
Figure 22. Transfer Characteristic with Negative Offset
Table 5 shows the expected ADC result for a given analog input
voltage with different offset values and with CLIP tied to logic
high. The combined advantages of the offset and overrange
features of the AD7484 are shown in Table 6. Table 6 shows the
same range of analog input and offset values as Table 5 but with
the clipping feature disabled.
Table 5. Clipping Enabled (CLIP = 1)
ADC DATA, D[0:13]
Offset VIN
−512
0
+1024 D14
−200 mV
0
0
0
111
−156.3 mV
0
0
0
110
0V
0
0
1024
100
+78.2 mV
0
512
1536
000
+2.3434 V
14,846
15,358 16,383
000
+2.5 V
15,871
16,383 16,383
001
+2.5782 V
16,383
16,383 16,383
011
+2.7 V
16,383
16,383 16,383
111
Table 6. Clipping Disabled (CLIP = 0)
ADC DATA, D[0:14]
Offset VIN
−512
0
+1024
−200 mV
−1823
−1311
−287
−156.3 mV
−1536
−1024
0
0V
−512
0
1024
+78.2 mV
0
512
1536
+2.3434 V
14,846
15,358
16,382
+2.5 V
15,872
16,384
17,408
+2.5782 V
16,384
16,896
17,920
+2.7 V
17,183
17,695
18,719
If the CLIP input is at logic low, the overrange indicator is
disabled and the AD7484 can achieve output codes outside the
nominal 14-bit range of 0 to 16,383 (see Table 6). D14 acts as an
indicator that the ADC is outside this nominal range. If the
ADC is outside this nominal range on the negative side, the
ADC outputs a twos complement code and if the ADC is outside
the range on the positive side, the ADC outputs a straight binary
code as normal. If D14 is Logic 1, D13 indicates if the ADC is
out of range on the positive or negative side. If DB13 is Logic 1,
the ADC is outside the nominal range on the negative side and
the output code is a 15-bit twos complement number (a negative
number). If D13 is Logic 0, the ADC is outside the nominal
range on the positive side and the output code is a 15-bit
straight binary code (see Table 7).
Table 7. DB14, DB13 Decoding, CLIP = 0
DB14 DB13 Output Coding
0
0
Straight binary–inside nominal range
0
1
Straight binary–inside nominal range
1
0
Straight binary–outside nominal range
1
1
Twos complement–outside nominal range
Values from −1310 to +1310 can be written to the offset register.
These values correspond to an offset of ±200 mV. A write to the
offset register is performed by writing a 13-bit word to the part,
as detailed in the Parallel Interface section. The 12 LSBs of the
15-bit word contain the offset value, whereas the 3 MSBs must
be set to 0. Failure to write 0s to the 3 MSBs may result in the
incorrect operation of the device.
PARALLEL INTERFACE
The AD7484 features two parallel interfacing modes. These
modes are selected by the mode pins (see Table 8).
Table 8. Operating Modes
Operating Mode
Do Not Use
Parallel Mode 1
Parallel Mode 2
Do Not Use
Mode 2
0
0
1
1
Mode 1
0
1
0
1
In Parallel Mode 1, the data in the output register is updated on
the rising edge of BUSY at the end of a conversion and is available
for reading almost immediately afterwards. Using this mode,
throughput rates of up to 2.5 MSPS can be achieved. This mode
is to be used if the conversion data is required immediately after
the conversion is completed. An example where this may be of use
is if the AD7484 is operating at much lower throughput rates in
conjunction with the nap mode (for power saving reasons), and
the input signal is being compared with set limits within the
DSP or other controller. If the limits are exceeded, the ADC is
brought immediately into full power operation and commences
sampling at full speed. Figure 31 shows a timing diagram for the
AD7484 operating in Parallel Mode 1 with both CS and RD
tied low.
In Parallel Mode 2, the data in the output register is not updated
until the next falling edge of CONVST. This mode can be used
where a single sample delay is not vital to the system operation,
and conversion speeds of greater than 2.5 MSPS are desired. For
example, this may occur in a system where a large amount of
samples are taken at high speed before an FFT is performed for
frequency analysis of the input signal. Figure 32 shows a timing
diagram for the AD7484 operating in Parallel Mode 2 with both
CS and RD tied low.
Rev. C | Page 15 of 20
Share Link: 