AD7631BCPZ Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Lista de partido
AD7631BCPZ Datasheet PDF : 32 Pages
| |||
Data Sheet
AD7631
TIMING SPECIFICATIONS
AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = −15 V; VREF = 5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol Min
Typ
Max
Unit
CONVERSION AND RESET (See Figure 35 and Figure 36)
Convert Pulse Width
Time Between Conversions
CNVST Low to BUSY High Delay
t1
10
t2
4.0
t3
ns
µs
35
ns
BUSY High All Modes (Except Master Serial Read After Convert)
t4
Aperture Delay
t5
2
End of Conversion to BUSY Low Delay
t6
10
Conversion Time
t7
Acquisition Time
t8
2.32
RESET Pulse Width
t9
10
1.68
µs
ns
ns
1.68
µs
ns
ns
PARALLEL INTERFACE MODES (See Figure 37 and Figure 39)
CNVST Low to DATA Valid Delay
t10
1.65
µs
DATA Valid to BUSY Low Delay
t11
20
Bus Access Request to DATA Valid
t12
Bus Relinquish Time
t13
2
MASTER SERIAL INTERFACE MODES1 (See Figure 41 and Figure 42)
ns
40
ns
15
ns
CS Low to SYNC Valid Delay
t14
10
ns
CS Low to Internal SDCLK Valid Delay1
t15
10
ns
CS Low to SDOUT Delay
t16
10
ns
CNVST Low to SYNC Delay, Read During Convert
t17
530
ns
SYNC Asserted to SDCLK First Edge Delay
Internal SDCLK Period2
Internal SDCLK High2
Internal SDCLK Low2
SDOUT Valid Setup Time2
SDOUT Valid Hold Time2
SDCLK Last Edge to SYNC Delay2
CS High to SYNC HIGH-Z
t18
3
t19
30
t20
15
t21
10
t22
4
t23
5
t24
5
t25
ns
45
ns
ns
ns
ns
ns
ns
10
ns
CS High to Internal SDCLK HIGH-Z
t26
10
ns
CS High to SDOUT HIGH-Z
t27
10
ns
BUSY High in Master Serial Read After Convert2
t28
CNVST Low to SYNC Delay, Read After Convert
t29
See Table 4
1.5
µs
SYNC Deasserted to BUSY Low Delay
t30
25
ns
SLAVE SERIAL/SERIAL CONFIGURATION INTERFACE MODES1
(See Figure 44, Figure 45, and Figure 47)
External SDCLK, SCCLK Setup Time
External SDCLK Active Edge to SDOUT Delay
SDIN/SCIN Setup Time
SDIN/SCIN Hold Time
External SDCLK/SCCLK Period
External SDCLK/SCCLK High
External SDCLK/SCCLK Low
t31
5
t32
2
t33
5
t34
5
t35
25
t36
10
t37
10
ns
18
ns
ns
ns
ns
ns
ns
1 In serial interface modes, the SYNC, SDSCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
2 In serial master read during convert mode. See Table 4 for serial master read after convert mode.
Rev. B | Page 5 of 32
Share Link: 