ADM1067ACPZ(RevE) Ver la hoja de datos (PDF) - Analog Devices

Número de pieza

componentes Descripción

fabricante

ADM1067ACPZ
(Rev.:RevE)

Super Sequencer with Open-Loop Margining DACs

Analog Devices 

ADM1067

Data Sheet

Parameter

INL

DNL

Gain Error

Maximum Load Current (Source)

Maximum Load Current (Sink)

Maximum Load Capacitance

Settling Time into 50 pF Load

Load Regulation

PSRR

REFERENCE OUTPUT

Reference Output Voltage

Load Regulation

Minimum Load Capacitance

PSRR

PROGRAMMABLE DRIVER OUTPUTS

High Voltage Charge Pump Mode

(PDO1 to PDO6)

Output Impedance

VOH

IOUTAVG

Standard (Digital Output) Mode

(PDO1 to PDO10)

VOH

VOL

IOL2

ISINK2

RPULL-UP

ISOURCE (VPx)2

Min

Typ

100

100

2.043

1

2.5

60

40

2.048

−0.25

0.25

60

500

11

12.5

10.5

12

20

2.4

VPU − 0.3

0

16

20

Three-State Output Leakage Current

Oscillator Frequency

90

100

DIGITAL INPUTS (VXx, A0, A1, MUP, MDN)

Input High Voltage, VIH

2.0

Input Low Voltage, VIL

Input High Current, IIH

−1

Input Low Current, IIL

Input Capacitance

5

Programmable Pull-Down Current,

20

IPULL-DOWN

SERIAL BUS DIGITAL INPUTS (SDA, SCL)

Input High Voltage, VIH

2.0

Input Low Voltage, VIL

Output Low Voltage, VOL2

Max Unit Test Conditions/Comments

±0.75 LSB Endpoint corrected

±0.4 LSB

1

%

μA

μA

50 pF

2

μs

mV Per mA

dB DC

dB 100 mV step in 20 ns with 50 pF load

2.053 V

mV

mV

μF

dB

No load

Sourcing current, IDACxMAX = −100 μA

Sinking current, IDACxMAX = 100 μA

Capacitor required for decoupling, stability

DC

kΩ

14

V

IOH = 0 μA

13.5 V

IOH = 1 μA

μA 2 V < VOH < 7 V

V

VPU (pull-up to VDDCAP or VPx) = 2.7 V, IOH = 0.5 mA

4.5 V

VPU to VPx = 6.0 V, IOH = 0 mA

V

VPU ≤ 2.7 V, IOH = 0.5 mA

0.50 V

IOL = 20 mA

20 mA Maximum sink current per PDOx pin

60 mA Maximum total sink for all PDOx pins

29 kΩ Internal pull-up

2

mA Current load on any VPx pull-ups, that is, total source

current available through any number of PDO pull-up

switches configured onto any one VPx pin

10

μA VPDO = 14.4 V

110 kHz All on-chip time delays derived from this clock

V

Maximum VIN = 5.5 V

0.8 V

Maximum VIN = 5.5 V

μA VIN = 5.5 V

1

μA VIN = 0 V

pF

μA VDDCAP = 4.75 V, TA = 25°C, if known logic state is required

V

0.8 V

0.4 V

IOUT = −3.0 mA

Rev. E | Page 6 of 31

Share Link: