datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

ADN2818 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza
componentes Descripción
Lista de partido
ADN2818 Datasheet PDF : 40 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADN2817/ADN2818
BERMODE 1
VCC 2
VREF 3
NIN 4
PIN 5
SLICEP 6
SLICEN 7
VEE 8
PIN 1
INDICATOR
ADN2817/
ADN2818
TOP VIEW
(Not to Scale)
24 VCC
23 VEE
22 LOS
21 SDA
20 SCK
19 SADDR5
18 VCC
17 VEE
NOTES
1. EXPOSED PADDLE ON THE BOTTOM OF THE PACKAGE
MUST BE CONNECTED TO VEE.
Figure 5. Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
Mnemonic
1
BERMODE
2
VCC
3
VREF
4
NIN
5
PIN
6
SLICEP
7
SLICEN
8
VEE
9
THRADJ
10
REFCLKP
11
REFCLKN
12
VCC
13
VEE
14
CF2
15
CF1
16
LOL
17
VEE
18
VCC
19
SADDR5
20
SCK
21
SDA
22
LOS
23
VEE
24
VCC
25
CLKOUTN
26
CLKOUTP
27
SQUELCH
28
DATAOUTN
29
DATAOUTP
30
VEE
31
VCC
32
VBER
EP
EPAD
Type1
DI
P
AO
AI
AI
AI
AI
P
AI
DI
DI
P
P
AO
AO
DO
P
P
DI
DI
DI
DO
P
P
DO
DO
DI
DO
DO
P
P
AO
P
Description
Set this pin to logic low to enable analog voltage output mode for BER monitor.
Power for Input Stage, LOS.
Internal VREF Voltage. Decouple to ground with a 0.1 µF capacitor.
Differential Data Input. CML.
Differential Data Input. CML.
Differential Slice Level Adjust Input.
Differential Slice Level Adjust Input.
GND for the Limiting Amplifier, LOS.
LOS Threshold Setting Resistor.
Differential REFCLK Input. 10 MHz to 200 MHz.
Differential REFCLK Input. 10 MHz to 200 MHz.
VCO Power.
VCO Ground.
Frequency Loop Capacitor.
Frequency Loop Capacitor.
Loss of Lock Indicator. Active high, LVTTL.
FLL Detector Ground.
FLL Detector Power.
Slave Address Bit 5.
I2C Clock Input.
I2C Data Input.
Loss of Signal Detect Output. Active high, LVTTL.
Output Buffer, I2C Ground.
Output Buffer, I2C Power.
Differential Recovered Clock Output. CML.
Differential Recovered Clock Output. CML.
Disable Clock and Data Outputs. Active high, LVTTL.
Differential Recovered Data Output. CML.
Differential Recovered Data Output. CML.
Phase Detector, Phase Shifter Ground.
Phase Detector, Phase Shifter Power.
This pin represents BER when analog BERMON is enabled with 3 kΩ to VEE.
Exposed Paddle. The Exposed paddle on the bottom of the package must be connected
to VEE.
1 P = power, AI = analog input, AO = analog output, DI = digital input, DO = digital output.
Rev. E | Page 11 of 40

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]