CY7C143-35JI Ver la hoja de datos (PDF) - Cypress Semiconductor
Número de pieza
componentes Descripción
Lista de partido
CY7C143-35JI Datasheet PDF : 13 Pages
| |||
Switching Waveforms (continued)
Write Cycle No. 2 (R/W Three-States Data I/Os—Either Port) [23, 28]
Either Port
tWC
ADDRESS
CE
R/W
tSCE
tAW
tSA
tPWE
DATAIN
DATAOUT
Busy Timing Diagram No. 1 (CE Arbitration)
CEL Valid First:
ADDRESS L,R
tHZWE
ADDRESS MATCH
tHA
tSD
tHD
DATA VALID
tLZWE
HIGH IMPEDANCE
CEL
CER
BUSYR
tPS
tBLC
tBHC
CER Valid First:
CY7C133
CY7C143
ADDRESS L,R
ADDRESS MATCH
CER
tPS
CEL
BUSYL
tBLC
tBHC
Note:
28. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
Document #: 38-06036 Rev. *B
Page 10 of 13
Share Link: 