CS42L55-CNZR Ver la hoja de datos (PDF) - Cirrus Logic
Número de pieza
componentes Descripción
Lista de partido
CS42L55-CNZR Datasheet PDF : 73 Pages
| |||
CS42L55
SWITCHING SPECIFICATIONS - SERIAL PORT
Inputs: Logic 0 = GND = AGND, Logic 1 = VL, LRCK, SCLK, SDOUT CLOAD = 15 pF.
Parameters
Symbol
Min
Max Units
RESET pin Low Pulse Width
MCLK Frequency
MCLK Duty Cycle
Slave Mode (Figure 5)
Input Sample Rate (LRCK)
LRCK Duty Cycle
SCLK Frequency
SCLK Duty Cycle
LRCK Setup Time Before SCLK Rising Edge
SDOUT Setup Time Before SCLK Rising Edge
SDOUT Hold Time After SCLK Rising Edge
SDIN Setup Time Before SCLK Rising Edge
SDIN Hold Time After SCLK Rising Edge
Master Mode (Figure 6)
Output Sample Rate (LRCK)
LRCK Duty Cycle
SCLK Frequency
SCLK Duty Cycle
LRCK Time Before SCLK Falling Edge
SDOUT Setup Time Before SCLK Rising Edge
SDOUT Hold Time After SCLK Rising Edge
SDIN Setup Time Before SCLK Rising Edge
SDIN Hold Time After SCLK Rising Edge
(Note 17)
1
-
ms
(See “Serial Port Clocking”
on page 34)
MHz
45
55
%
Fs
(See “Serial Port Clocking”
on page 34)
kHz
45
55
%
1/tPs
-
45
68•Fs
Hz
55
%
tss(LK-SK)
40
tss(SDO-SK)
20
ths(SK-SDO)
30
tss(SD-SK)
20
ths
20
-
ns
-
ns
-
ns
-
ns
-
ns
All Speed Modes
Fs
(See “Serial Port Clocking”
on page 34)
45
55
SCLK = MCLK mode
All Other Modes
RATIO[1:0] = ‘11’
1/tPm
1/tPm
-
12.0000
-
68•Fs
45
55
RATIO[1:0] = ‘01’ (Note 18)
33
66
tsm(LK-SK)
-
±2
tsm(SDO-SK)
20
-
thm(SK-SDO)
30
-
tsm(SD-SK)
20
-
thm
20
-
Hz
%
MHz
Hz
%
%
ns
ns
ns
ns
ns
Notes: 17. After powering up the CS42L55, RESET should be held low after the power supplies and clocks are
settled. This specification is valid with the recommended capacitor on VDFILT.
18. The device will periodically extend the SCLK high time to compensate for the fractional MCLK/SCLK
ratio.
LRCK
SCLK
tss(LK-SK)
SDOUT
SDIN
//
//
tP
//
//
tss(SDO-SK)
//
//
tss(SD-SK)
//
//
//
//
ths(SK-SDO)
//
MSB
//
ths
MSB
Figure 5. Serial Port Timing (Slave Mode)
LRCK
SCLK
SDOUT
tsm(LK-SK)
//
//
SDIN
//
//
tPm
//
//
tsm(SDO-SK)
//
//
tsm(SD-SK)
//
//
//
//
thm(SK-SDO)
//
MSB
//
thm
MSB
Figure 6. Serial Port Timing (Master Mode)
DS773F1
17
Share Link: 