CY7B992-2 Ver la hoja de datos (PDF) - Cypress Semiconductor

Número de pieza

componentes Descripción

Lista de partido

CY7B992-2

Programmable Skew Clock Buffer

Cypress Semiconductor 

CY7B991

CY7B992

Figure 1 shows the typical outputs with FB connected to a zero skew output.[4]

Figure 1. Typical Outputs with FB Connected to a Zero-Skew Output

1Fx

2Fx

(N/A)

LL

LM

LH

ML

MM

MH

HL

HM

HH

(N/A)

(N/A)

(N/A)

FBInput

REFInput

3Fx

4Fx

LM

– 6t U

LH

(N/A)

– 4t U

– 3t U

ML

(N/A)

– 2t U

– 1t U

MM

(N/A)

MH

(N/A)

HL

HM

LL/HH

HH

0tU

+1t U

+2t U

+3t U

+4t U

+6t U

DIVIDED

INVERT

Test Mode

The TEST input is a three level input. In normal system

operation, this pin is connected to ground, enabling the

CY7B991 or CY7B992 to operate as explained in “Skew Select

Matrix” on page 3. For testing purposes, any of the three level

inputs can have a removable jumper to ground, or be tied LOW

through a 100Ω resistor. This enables an external tester to

change the state of these pins.

If the TEST input is forced to its MID or HIGH state, the device

operates with its internal phase locked loop disconnected, and

input levels supplied to REF directly controls all outputs. Relative

output to output functions are the same as in normal mode.

In contrast with normal operation (TEST tied LOW), all outputs

function based only on the connection of their own function

selects inputs (xF0 and xF1) and the waveform characteristics of

the REF input.

Note

4. FB connected to an output selected for “zero” skew (i.e., xF1 = xF0 = MID).

Document Number: 38-07138 Rev. *B

Page 4 of 19

Share Link: