datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

RF2192PCBA Ver la hoja de datos (PDF) - RF Micro Devices

Número de pieza
componentes Descripción
Lista de partido
RF2192PCBA
RFMD
RF Micro Devices RFMD
RF2192PCBA Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
Preliminary
RF2192
Pin Function Description
Interface Schematic
1
GND
Ground connection.
2
GND
Ground connection.
3
GND
Ground connection.
4
RF IN
RF input. An external 100pF series capacitor is required as a DC block.
In addition, shunt inductor and series capacitor are required to provide
2:1 VSWR.
VCC1
100 pF
2
RF IN
From
Bias GND1
Stages
5
6
7
8
9
10
11
12
13
14
15
16
Pkg
Base
VREG1
VMODE
VREG2
BIAS GND
GND
RF OUT
RF OUT
RF OUT
2FO
VCC BIAS
VCC1
VCC1
GND
Power Down control for first stage. Regulated voltage supply for ampli-
fier bias. In Power Down mode, both VREG and VMODE need to be LOW
(< 0.5 V).
For nominal operation (High Power Mode), VMODE is set LOW. When
set HIGH, the driver and final stage are dynamically scaled to reduce
the device size and as a result to reduce the idle current.
Power Down control for the second stage. Regulated voltage supply for
amplifier bias. In Power Down mode, both VREG and VMODE need to be
LOW (<0.5V).
Bias circuitry ground. See application schematic.
Ground connection.
RF output and power supply for final stage. This is the unmatched col-
lector output of the second stage. A DC block is required following the
matching components. The biasing may be provided via a parallel L-C
set for resonance at the operating frequency of 824MHz to 849MHz. It
is important to select an inductor with very low DC resistance with a 1A
current rating. Alternatively, shunt microstrip techniques are also appli-
cable and provide very low DC resistance. Low frequency bypassing is
required for stability.
Same as pin 10.
RF OUT
From Bias
Stages
See pin 10.
Same as pin 10.
Harmonic trap. This pin connects to the RF output but is used for pro-
viding a low impedance to the second harmonic of the operating fre-
quency. An inductor or transmission line resonating with an on chip
capacitor at 2fo is required at this pin.
Power supply for bias circuitry. A 100pF high frequency bypass capaci-
tor is recommended.
Power supply for first stage.
Same as Pin 15.
Ground connection. The backside of the package should be soldered to
a top side ground pad which is connected to the ground plane with mul-
tiple vias. The pad should have a short thermal path to the ground
plane.
Rev A1 010830
2-207

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]