FDC37M812 Ver la hoja de datos (PDF) - SMSC -> Microchip
Número de pieza
componentes Descripción
Lista de partido
FDC37M812
SMSC -> Microchip
FDC37M812 Datasheet PDF : 198 Pages
| |||
POWER FUNCTIONALITY
The FDC37M81x has two power planes: VCC
and VTR.
VCC Power
The FDC37M81x is a 5 Volt part. The VCC
supply is 5 Volts (nominal). See the Operational
Description sections and the Maximum Current
Values subsection.
VTR SUPPORT
The FDC37M81x requires a 25 mA max trickle
supply (VTR) to provide sleep current for the
programmable wake-up events in the PME
interface when VCC is removed. If the
FDC37M81x is not intended to provide wake-up
capabilities on standby current, VTR can be
connected to VCC. VTR powers the PME
configuration registers, and the PME interface.
The VTR pin generates a VTR Power-on-Reset
signal to initialize these components.
Note: If VTR is to be used for programmable
wake-up events when VCC is removed, VTR
must be at its full minimum potential at least 10
μs before Vcc begins a power-on cycle. When
VTR and Vcc are fully powered, the potential
difference between the two supplies must not
exceed 500mV.
Internal PWRGOOD
An internal PWRGOOD logical control is included
to minimize the effects of pin-state uncertainty in
the host interface as Vcc cycles on and off.
When the internal PWRGOOD signal is “1”
(active), Vcc is > 3.7V, and the FDC37M81x host
interface is active. When the internal
PWRGOOD signal is “0” (inactive), Vcc is ≤ 3.7V,
and the FDC37M81x host interface is inactive;
that is, ISA bus reads and writes will not be
decoded.
The FDC37M81x device pins nIO_PME, KDAT,
MDAT, IRRX, nRI1, nRI2 and RXD2 are part of
the PME interface and remain active when the
internal PWRGOOD signal has gone inactive,
provided VTR is powered.
PLL
CONTROL
(CR24.1)
1
0
0
0
0
FDC37M81x PLL CONTROLS AND SELECTS
PME POWER INTERNAL
(CR22.7) PWRGOOD
DESCRIPTION
X
X
14 MHz PLL Powered Down
0
0
Reserved
0
1
14MHz PLL Powered, Selected.
1
0
Reserved
1
1
Reserved
12
Share Link: