HD407L4818FS Ver la hoja de datos (PDF) - Renesas Electronics

Número de pieza

componentes Descripción

Lista de partido

HD407L4818FS

4-Bit Single-Chip Microcomputer

Renesas Electronics 

HD404818 Series

Bit 3

IM0

0

(IM of INT0 )

IMTA

1

(IM of timer A)

2

IMTC

(IM of timer C)

3

Not used

Bit 2

IF0

(IF of INT0 )

IFTA

(IF of timer A)

IFTC

(IF of timer C)

Not used

Bit 1

RSP

(Reset SP bit)

IM1

(IM of INT1 )

IMTB

(IM of timer B)

IMS

(IM of serial)

Bit 0

IE

(Interrupt enable flag) $000

IF1

(IF of INT1 )

IFTB

(IF of timer B)

$001

$002

IFS

(IF of serial)

$003

32

DTON

Direct transfer on flag

Not used

WDON

(Watchdog on flag)

LSON

(Low speed on flag)

$020

$021

Not used

$023

IF: Interrupt request flag

IM: Interrupt mask

IE: Interrupt enable flag

SP: Stack pointer

Note: Bits in the interrupt control bits area and register flag area are set by the SEM or SEMD

instruction, reset by the REM or REMD instruction, and tested by the TM or TMD instruction.

Other instructions have no effect.

However, note the following usage limitations of RAM bit manipulation instructions.

IF

RSP

WDON

DTON

SEM/SEMD

Not executed

Not executed

Allowed

Not executed in active mode

Used in subactive mode

REM/REMD

Allowed

Allowed

Not executed

Allowed

TM/TMD

Allowed

Inhibited

Inhibited

Allowed

Note:

WDON is reset only by MCU reset.

DTON is always reset in active mode.

If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in

ST becomes invalid.

Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

13

Share Link: