ICS85401AK Ver la hoja de datos (PDF) - Integrated Circuit Systems

Número de pieza

componentes Descripción

Lista de partido

ICS85401AK

2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER

Integrated Circuit Systems 

Integrated

Circuit

Systems, Inc.

ICS85401

2:1

DIFFERENTIAL-TO-LVDS MULTIPLEXER

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept of R1 and R2 might need to be adjusted to position the V_REF in

single ended levels. The reference voltage V_REF = VDD/2 is

generated by the bias resistors R1, R2 and C1. This bias circuit

should be located as close as possible to the input pin. The ratio

the center of the input voltage swing. For example, if the input

clock swing is only 2.5V and VDD = 3.3V, V_REF should be 1.25V

and R2/R1 = 0.609.

VDD

Single Ended Clock Input

V_REF

C1

0.1u

R1

1K

CLKx

nCLKx

R2

1K

FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

3.3V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 2. In a 100Ω differ-

ential transmission line environment, LVDS drivers require a

matched load termination of 100Ω across near the receiver in-

put. For a multiple LVDS outputs buffer, if only partial outputs

are used, it is recommended to terminate the un-used outputs.

3.3V

LVDS_Driv er

3.3V

+

R1

100

-

100 Oh1m00ΩDiDffieffreierennttiiaallTTrraannssmmisissisoinoLninLeine

85401AK

FIGURE 2. TYPICAL LVDS DRIVER TERMINATION

www.icst.com/products/hiperclocks.html

6

REV. A FEBRUARY 22, 2005

Share Link: