datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

IDT2309(2012) Ver la hoja de datos (PDF) - Integrated Device Technology

Número de pieza
componentes Descripción
Lista de partido
IDT2309
(Rev.:2012)
IDT
Integrated Device Technology IDT
IDT2309 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
IDT2309
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (2309-1) - INDUSTRIAL
Symbol
Parameter
Conditions
Min.
t1
Output Frequency
10pF Load
10
30pF Load
10
Duty Cycle = t2 ÷ t1
Measured at 1.4V, FOUT = 66.66MHz
40
t3
Rise Time
Measured between 0.8V and 2V
t4
Fall Time
Measured between 0.8V and 2V
t5
Output to Output Skew
All outputs equally loaded
t6A
Delay, REF Rising Edge to CLKOUT Rising Edge Measured at VDD/2
t6B
Delay, REF Rising Edge to CLKOUT Rising Edge Measured at VDD/2 in PLL bypass mode (IDT2309 only) 1
t7
Device-to-Device Skew
Measured at VDD/2 on the CLKOUT pins of devices
tJ
Cycle-to-Cycle Jitter
Measured at 66.66MHz, loaded outputs
tLOCK PLL Lock Time
Stable power supply, valid clock presented on REF pin —
NOTES:
1. REF Input has a threshold voltage of VDD/2.
2. All parameters specified with loaded outputs.
Typ. Max. Unit
— 133 MHz
— 100
50 60
%
— 2.5
ns
— 2.5
ns
— 250
ps
0 ±350 ps
5 8.7
ns
0 700
ps
— 200
ps
1
ms
SWITCHING CHARACTERISTICS (2309-1H) - INDUSTRIAL(1,2)
Symbol
Parameter
Conditions
Min.
t1
Output Frequency
10pF Load
10
30pF Load
10
Duty Cycle = t2 ÷ t1
Measured at 1.4V, FOUT = 66.66MHz
40
Duty Cycle = t2 ÷ t1
Measured at 1.4V, FOUT <50MHz
45
t3
Rise Time
Measured between 0.8V and 2V
t4
Fall Time
Measured between 0.8V and 2V
t5
Output to Output Skew
All outputs equally loaded
t6A
Delay, REF Rising Edge to CLKOUT Rising Edge Measured at VDD/2
t6B
Delay, REF Rising Edge to CLKOUT Rising Edge Measured at VDD/2 in PLL bypass mode (IDT2309 only) 1
t7
Device-to-Device Skew
Measured at VDD/2 on the CLKOUT pins of devices
t8
Output Slew Rate
Measured between 0.8V and 2V using Test Circuit 2
1
tJ
Cycle-to-Cycle Jitter
Measured at 66.66MHz, loaded outputs
tLOCK PLL Lock Time
Stable power supply, valid clock presented on REF pin —
NOTES:
1. REF Input has a threshold voltage of VDD/2.
2. All parameters specified with loaded outputs.
Typ. Max. Unit
— 133 MHz
— 100
50 60
%
50 55
%
— 1.5
ns
— 1.5
ns
— 250
ps
0 ±350 ps
5 8.7
ns
0 700
ps
— — V/ns
— 200
ps
1
ms
5

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]