IDT70V08S Ver la hoja de datos (PDF) - Integrated Device Technology
Número de pieza
componentes Descripción
Lista de partido
IDT70V08S Datasheet PDF : 20 Pages
| |||
IDT70V08S/L
High-Speed 64K x 8 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Truth Table I Chip Enable(1,2)
CE
CE0
CE 1
Mode
VIL
VIH
Port Selected (TTL Active)
L
< 0.2V
>VCC -0.2V
Port Selected (CMOS Active)
VIH
X
Port Deselected (TTL Inactive)
H
X
>VCC -0.2V
VIL
Port Deselected (TTL Inactive)
X(3)
Port Deselected (CMOS Inactive)
X(3)
<0.2V
Port Deselected (CMOS Inactive)
NOTES:
1. Chip Enable references are shown above with the actual CE0 and CE1 levels; CE is a reference only.
2. 'H' = VIH and 'L' = VIL.
3. CMOS standby requires 'X' to be either < 0.2V or >VCC-0.2V.
3740 tbl 06
Truth Table II Non-Contention Read/Write Control
Inputs(1)
Outputs
CE(2)
R/W
OE
SEM
I/O0-7
Mode
H
X
X
H
High-Z Deselected: Power-Down
L
L
X
H
DATAIN Write to Memory
L
H
L
H
DATAOUT Read Memory
X
X
H
X
High-Z Outputs Disabled
NOTES:
1. A0L — A15L ≠ A0R — A15R
2. Refer to Chip Enable Truth Table.
Truth Table III Semaphore Read/Write Control(1)
Inputs(1)
Outputs
CE(2)
R/W
OE
SEM
I/O0-7
Mode
H
H
L
L
DATAOUT Read Semaphore Flag Data Out
H
↑
X
L
DATAIN Write I/O0 into Semaphore Flag
L
X
X
L
______
Not Allowed
NOTES:
1. There are eight semaphore flags written to I/O0 and read from all the I/Os (I/O0-I/O7). These eight semaphore flags are addressed by A0-A2.
2. Refer to Chip Enable Truth Table.
3740 tbl 07
3740 tbl 08
4
Share Link: 