IDT82V2084 Ver la hoja de datos (PDF) - Integrated Device Technology

Número de pieza

componentes Descripción

Lista de partido

IDT82V2084

QUAD CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT

Integrated Device Technology 

QUAD CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT

INDUSTRIAL

TEMPERATURE RANGES

LIST OF FIGURES

Figure-1

Figure-2

Figure-3

Figure-4

Figure-5

Figure-6

Figure-7

Figure-8

Figure-9

Figure-10

Figure-11

Figure-12

Figure-13

Figure-14

Figure-15

Figure-16

Figure-17

Figure-18

Figure-19

Figure-20

Figure-21

Figure-22

Figure-23

Figure-24

Figure-25

Figure-26

Figure-27

Figure-28

Figure-29

Figure-30

Figure-31

Figure-32

Figure-33

Figure-34

Figure-35

Figure-36

Block Diagram ................................................................................................................. 2

IDT82V2084 TQFP128 Package Pin Assignment .......................................................... 8

E1 Waveform Template Diagram .................................................................................. 14

E1 Pulse Template Test Circuit ..................................................................................... 14

DSX-1 Waveform Template .......................................................................................... 14

T1 Pulse Template Test Circuit ..................................................................................... 15

Receive Path Function Block Diagram .......................................................................... 20

Transmit/Receive Line Circuit ....................................................................................... 20

Monitoring Receive Line in Another Chip ...................................................................... 21

Monitor Transmit Line in Another Chip .......................................................................... 21

G.772 Monitoring Diagram ............................................................................................ 22

Jitter Attenuator ............................................................................................................. 23

LOS Declare and Clear ................................................................................................. 24

Analog Loopback .......................................................................................................... 27

Digital Loopback ............................................................................................................ 27

Remote Loopback ......................................................................................................... 27

Auto Report Mode ......................................................................................................... 29

Manual Report Mode ..................................................................................................... 30

TCLK Operation Flowchart ............................................................................................ 31

Serial Processor Interface Function Timing .................................................................. 32

JTAG Architecture ......................................................................................................... 54

JTAG State Diagram ..................................................................................................... 57

Transmit System Interface Timing ................................................................................ 65

Receive System Interface Timing ................................................................................. 65

E1 Jitter Tolerance Performance .................................................................................. 66

T1/J1 Jitter Tolerance Performance .............................................................................. 66

E1 Jitter Transfer Performance ..................................................................................... 68

T1/J1 Jitter Transfer Performance ................................................................................ 68

JTAG Interface Timing .................................................................................................. 69

Serial Interface Write Timing ......................................................................................... 70

Serial Interface Read Timing with SCLKE=1 ................................................................ 70

Serial Interface Read Timing with SCLKE=0 ................................................................ 70

Non_multiplexed Motorola Read Timing ....................................................................... 71

Non_multiplexed Motorola Write Timing ....................................................................... 72

Non_multiplexed Intel Read Timing .............................................................................. 73

Non_multiplexed Intel Write Timing .............................................................................. 74

7

Share Link: