ISL90841UIV1427Z Ver la hoja de datos (PDF) - Intersil

Número de pieza

componentes Descripción

Lista de partido

ISL90841UIV1427Z

Quad Digitally Controlled Potentiometers (XDCP™)

Intersil 

ISL90841

Write Operation

A Write operation requires a START condition, followed by a

valid Identification Byte, a valid Address Byte, a Data Byte,

and a STOP condition. After each of the three bytes, the

ISL90841 responds with an ACK. At this time, the device

enters its standby state (See Figure 17).

Read Operation

A Read operation consist of a three byte instruction followed

by one or more Data Bytes (See Figure 18). The master

initiates the operation issuing the following sequence: a

START, the Identification byte with the R/W bit set to “0”, an

Address Byte, a second START, and a second Identification

byte with the R/W bit set to “1”. After each of the three bytes,

the ISL90841 responds with an ACK. Then the ISL90841

transmits Data Bytes as long as the master responds with an

ACK during the SCL cycle following the eighth bit of each

byte. The master terminates the read operation (issuing a

STOP condition) following the last bit of the last Data Byte

(See Figure 18).

The Data Bytes are from the registers indicated by an

internal pointer. This pointer initial value is determined by the

Address Byte in the Read operation instruction, and

increments by one during transmission of each Data Byte.

After reaching the memory location 03h the pointer “rolls

over” to 00h, and the device continues to output data for

each ACK received.

11

FN8094.0

August 1, 2005

Share Link: