LAN9215-MT-E3 Ver la hoja de datos (PDF) - SMSC -> Microchip

Número de pieza

componentes Descripción

Lista de partido

LAN9215-MT-E3

Highly Efficient Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX

SMSC -> Microchip 

Highly Efficient Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX

Datasheet

1.11 Host Bus Interface (SRAM Interface)

The host bus interface provides a FIFO interface for the transmit and receive data paths, as well as

an interface for the LAN9215 Control and Status Registers (CSR’s).

The host bus interface is the primary bus for connection to the embedded host system. This interface

models an asynchronous SRAM. TX FIFO, RX FIFO, and CSR’s are accessed through this interface.

Programmed I/O transactions are supported.

The LAN9215 host bus interface supports 16-bit bus transfers; internally, all data paths are 32-bits

wide. The LAN9215 can be interfaced to either Big-Endian or Little-Endian processors.

1.12

External MII Interface

The LAN9215 also supports the ability to interface to an external PHY device. This interface is

compatible with all IEEE 802.3 MII compliant physical layer devices. For additional information on the

MII interface and associated signals, please refer to Section 3.13, "MII Interface - External MII

Switching," on page 41 for more information.

SMSC LAN9215

13

DATASHEET

Revision 1.5 (07-18-06)

Share Link: