LTC1598 Ver la hoja de datos (PDF) - Linear Technology

Número de pieza

componentes Descripción

Lista de partido

LTC1598

4- and 8-Channel, Micropower Sampling 12-Bit Serial I/O A/D Converters

Linear Technology 

LTC1594/LTC1598

AC CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range,

otherwise specifications are at TA = 25°C. (Note 5)

SYMBOL

tSMPL

fSMPL(MAX)

tCONV

tdDO

tdis

ten

thDO

tf

tr

tON

tOFF

tOPEN

CIN

PARAMETER

Analog Input Sample Time

Maximum Sampling Frequency

Conversion Time

Delay Time, CLK↓ to DOUT Data Valid

Delay Time, CS↑ to DOUT Hi-Z

Delay Time, CLK↓ to DOUT Enabled

Time Output Data Remains Valid After CLK↓

DOUT Fall Time

DOUT Rise Time

Enable Turn-On Time

Enable Turn-Off Time

Break-Before-Make Interval

Input Capacitance

CONDITIONS

See Figure 1 in Applications Information

See Figure 1 in Applications Information

See Figure 1 in Applications Information

See Test Circuits

See Test Circuits

See Test Circuits

CLOAD = 100pF

See Test Circuits

See Test Circuits

See Figure 1 in Applications Information

See Figure 2 in Applications Information

Analog Inputs On-Channel

Off-Channel

Digital Input

MIN

1.5

● 16.8

●

●

●

●

●

●

●

● 35

TYP MAX

UNITS

CLK Cycles

kHz

12

CLK Cycles

250 600

ns

135 300

ns

75 200

ns

230

ns

50 150

ns

50 150

ns

260 700

ns

100 300

ns

160

ns

20

pF

5

pF

5

pF

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute

Maximum Rating condition for extended periods may affect device

reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: These devices are specified at 5V. Consult factory for 3V

specified devices (LTC1594L/LTC1598L).

Note 4: Increased leakage currents at elevated temperatures cause the S/H

to droop, therefore it is recommended that fCLK ≥ 160kHz at 85°C,

fCLK ≥ 75kHz at 70°C and fCLK ≥ 1kHz at 25°C.

Note 5: VCC = 5V, VREF = 5V and CLK = 320kHz unless otherwise specified.

CSADC and CSMUX pins are tied together during the test.

Note 6: Linearity error is specified between the actual end points of the

A/D transfer curve.

Note 7: Two on-chip diodes are tied to each reference and analog input

which will conduct for reference or analog input voltages one diode drop

below GND or one diode drop above VCC. This spec allows 50mV forward

bias of either diode for 4.5V ≤ VCC ≤ 5.5V. This means that as long as the

reference or analog input does not exceed the supply voltage by more than

50mV, the output code will be correct. To achieve an absolute 0V to 5V

input voltage range, it will therefore require a minimum supply voltage of

4.950V over initial tolerance, temperature variations and loading.

Note 8: Recommended operating condition. Not 100% production tested.

Note 9: Channel leakage current is measured after the channel selection.

TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs Sample Rate

1000

TA = 25°C

VCC = 5V

VREF = 5V

fCLK = 320kHz

100

10

1

0.1

1

10

100

SAMPLE FREQUENCY (kHz)

1594/98 G01

Supply Current vs Temperature

450

TA = 25°C

VCC = VREF = 5V

400 fCLK = 320kHz

fSMPL = 16.8kHz

350

300

250

200

– 55 – 35 –15 5 25 45 65 85 105 125

TEMPERATURE (°C)

1594/98 G02

4

Reference Current vs Temperature

95.0

VCC = VREF = 5V

fSMPL = 16.8kHz

94.5 fCLK = 320kHz

94.0

93.5

93.0

92.5

92.0

– 55 – 35 –15 5 25 45 65 85 105 125

TEMPERATURE (°C)

1594/98 G03

15948fb

Share Link: