LTC2202I Ver la hoja de datos (PDF) - Linear Technology
Número de pieza
componentes Descripción
Lista de partido
LTC2202I Datasheet PDF : 32 Pages
| |||
LTC2203/LTC2202
POWER REQUIREMENTS The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. AIN = –1dBFS. (Note 4)
SYMBOL
PARAMETER
CONDITIONS
LTC2203
LTC2202
MIN TYP MAX MIN TYP MAX
UNITS
VDD
PSHDN
OVDD
IVDD
PDIS
Analog Supply Voltage
Shutdown Power
Output Supply Voltage
Analog Supply Current
Power Dissipation
SHDN = VDD, CLK = VDD
l 3.135 3.3 3.465 3.135 3.3 3.465
V
2
2
mW
l 0.5
3.6 0.5
3.6
V
l
66 80
42 50
mA
l
220 264
140 165
mW
TIMING CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 4)
SYMBOL PARAMETER
CONDITIONS
LTC2203
LTC2202
MIN TYP MAX MIN TYP MAX
UNITS
fS
Sampling Frequency
tL
CLK Low Time
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l1
25 1
10
MHz
l 18.9 20 500 40
50 500
ns
l5
20 500 5
50 500
ns
tH
CLK High Time
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l 18.9 20 500 40
50 500
ns
l5
20 500 5
50 500
ns
tAP
Sample-and-Hold
Aperture Delay
0.9
0.9
ns
tD
tC
tSKEW
CLK to DATA Delay
CLK to CLKOUT Delay
DATA to CLKOUT Skew
DATA Access Time
Bus Relinquish Time
CL = 5pF (Note 7)
CL = 5pF (Note 7)
CL = 5pF (Note 7)
CL = 5pF (Note 7)
(Note 7)
l 1.3 3.1 4.9 1.3 3.1 4.9
ns
l 1.3 3.1 4.9 1.3 3.1 4.9
ns
l –0.6 0
0.6 –0.6
0
0.6
ns
l
5
15
l
5
15
5
15
ns
5
15
ns
Pipeline
Latency
7
7
Cycles
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to GND, with GND and OGND
shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above VDD without latchup.
Note 4: VDD = 3.3V, fSAMPLE = 25MHz (LTC2203), 10MHz (LTC2202),
input range = 2.5VP-P with differential drive (PGA = 0), unless otherwise
specified.
Note 5: Integral nonlinearity is defined as the deviation of a code from a
“best fit straight line” to the transfer curve. The deviation is measured from
the center of the quantization band.
Note 6: Offset error is the offset voltage measured from –1/2LSB when the
output code flickers between 0000 0000 0000 0000 and 1111 1111 1111
1111 in 2’s complement output mode.
Note 7: Guaranteed by design, not subject to test.
Note 8: Recommended operating conditions.
Note 9: Dynamic current from switched capacitor inputs is large compared
to DC leakage current, and will vary with sample rate.
Note 10: Leakage current will experience transient at power up. Keep
resistance < 1K Ω.
22032fd
6
Share Link: 