M2V64S20DTP Ver la hoja de datos (PDF) - Mitsumi
Número de pieza
componentes Descripción
Lista de partido
M2V64S20DTP Datasheet PDF : 51 Pages
| |||
MITSUBISHI LSIs
SDRAM (Rev.3.2)
Feb.'00
M2V64S20DTP-6,-6L,-7,-7L,-8,-8L (4-BANK x 4,194,304-WORD x 4-BIT)
M2V64S30DTP-6,-6L,-7,-7L,-8,-8L (4-BANK x 2,097,152-WORD x 8-BIT)
M2V64S40DTP-6,-6L,-7,-7L,-8,-8L (4-BANK x 1,048,576-WORD x 16-BIT)
64M Synchronous DRAM
PIN FUNCTION
CLK
Input
Master Clock:
All other inputs are referenced to the rising edge of CLK.
CKE
Input
Clock Enable:
CKE controls internal clock. When CKE is low, internal clock for the
following cycle is ceased. CKE is also used to select auto /
selfrefresh. After self refresh mode is started, CKE becomes
asynchronous input. Self refresh is maintained as long as CKE is low.
/CS
/RAS, /CAS, /WE
A0-11
BA0,1
DQ0-3(x4),
DQ0-7(x8),
DQ0-15(x16)
Input
Input
Input
Input
Input / Output
Chip Select:
When /CS is high, any command means No Operation.
Combination of /RAS, /CAS, /WE defines basic commands.
A0-11 specify the Row / Column Address in conjunction with BA0,1.
The Row Address is specified by A0-11. The Column Address is
specified by A0-9 (x4) / A0-8 (x8) / A0-7 (x16).
A10 is also used to indicate precharge option. When A10 is high at a
read / write command, an auto precharge is performed. When A10 is
high at a precharge command, all banks are precharged.
Bank Address:
BA0,1 specifies one of four banks to which a command is applied.
BA0,1 must be set with ACT, PRE, READ, WRITE commands.
Data In and Data out are referenced to the rising edge of CLK.
DQM(x4,x8),
DQM(U, L)(x16)
Input
Vdd, Vss
Power Supply
Din Mask and Output Disable:
When DQM(U, L) is high in burst write, Din for the current cycle is
masked. When DQM(U, L) is high in burst read, Dout is disabled at
the next but one cycle.
Power Supply for the memory array and peripheral circuitry.
VddQ, VssQ Power Supply VddQ and VssQ are supplied to the Output Buffers only.
MITSUBISHI ELECTRIC
4
Share Link: 