M30240F5 Ver la hoja de datos (PDF) - Mitsumi

Número de pieza

componentes Descripción

Lista de partido

M30240F5

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Mitsumi 

Preliminary Specifications REV. E

Specifications in this manual are tentative and subject to change

Mitsubishi microcomputers

M30240 Group

Memory

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

2.3 Memory

0000016

0040016

XXXXX16

SFR

RAM

unused

yyyyy16

ROM

Type

M30240M5

Address xxxxx 16

0100016

M30240M6

0100016

M30240ECFP 0180016

Address yyyyy 16

F600016

F400016

E000016

FFE0016

FFFDC16

FFFFF16

Special page

vector table

Undefined instruction

Overflow

BRK instruction

Address match

Single step

Watchdog timer

DBC

NMI

Reset

Figure 1.8: Memory Map

Figure 1.8 is a memory map of the M30240 group. The address space extends the 1M bytes from

address 0000016 to FFFFF16. Addresses above yyyyy16 are ROM. For example, in the M30240ECFP,

there is 128K bytes of internal ROM from E000016 to FFFFF16. The special page vector table is mapped

from FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps

are stored here, subroutine call instructions and jump instructions can be used as two-byte instructions,

reducing the number of program steps.

The vector table for fixed interrupts such as the reset and NMI are mapped from FFFDC16 to FFFFF16.

The starting addresses of the interrupt routines are stored here. The address of the vector table for

software interrupts can be set as desired using the internal register (INTB). See Section 2.12 on

interrupts for further details.

Addresses below xxxxx16 are RAM. For example, in M30240ECFP, 5K bytes of internal RAM are

mapped to the space from 0040016 to 017FF16. In addition to storing data, the RAM also stores the stack

used when calling subroutines and when interrupts are generated.The SFR area is mapped to 0000016

to 003FF16. This area accommodates control registers for peripheral devices such as I/O ports, A-D

converter, serial I/O, and timers. Section 2.4 describes the SFR area for peripheral unit control registers.

Any part of the SFR area that is unoccupied is reserved and cannot be used for other purposes.

1-15

Share Link: