Figure 10. Write Enable Controlled, Write AC Waveforms
M68AW512D
A0-A18
tAVEL
E1
tAVAV
VALID
tAVWH
tELWH
tWHAX
E2
W
DQ0-DQ15
UB, LB
tAVWL
tWLWH
tWLQZ
tBLBH
tWHDX
DATA INPUT
tDVWH
tWHQX
AI05982b
Note: 1. During this period DQ0-DQ15 are in output state and input signals should not be applied.
15/22