M95128-DW3/P Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Lista de partido

M95128-DW3/P

128 Kbit Serial SPI bus EEPROM with high speed clock

STMicroelectronics 

M95128, M95128-W, M95128-R

Instructions

5.6

Write to Memory Array (WRITE)

As shown in Figure 10, to send this instruction to the device, Chip Select (S) is first driven

Low. The bits of the instruction byte, address byte, and at least one data byte are then

shifted in, on Serial Data Input (D).

The instruction is terminated by driving Chip Select (S) High at a byte boundary of the input

data. In the case of Figure 10, this occurs after the eighth bit of the data byte has been

latched in, indicating that the instruction is being used to write a single byte. The self-timed

Write cycle starts, and continues for a period tWC (as specified in Table 16 to Table 19), at

the end of which the Write in Progress (WIP) bit is reset to 0.

If, though, Chip Select (S) continues to be driven Low, as shown in Figure 11, the next byte

of input data is shifted in, so that more than a single byte, starting from the given address

towards the end of the same page, can be written in a single internal Write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address

counter are incremented. If the number of data bytes sent to the device exceeds the page

boundary, the internal address counter rolls over to the beginning of the page, and the

previous data there are overwritten with the incoming data. (The page size of these devices

is 64 bytes).

The instruction is not accepted, and is not executed, under the following conditions:

● if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable

instruction just before)

● if a Write cycle is already in progress

● if the device has not been deselected, by Chip Select (S) being driven High, at a byte

boundary (after the eighth bit, b0, of the last data byte that has been latched in)

● if the addressed page is in the region protected by the Block Protect (BP1 and BP0)

bits.

Figure 10. Byte Write (WRITE) sequence

S

0 1 2 3 4 5 6 7 8 9 10 20 21 22 23 24 25 26 27 28 29 30 31

C

Instruction

16-Bit Address

Data Byte

D

15 14 13

321076543210

High Impedance

Q

1. The most significant address bits (b15, b14) are Don’t Care.

AI01795D

21/41

Share Link: