MB86612 Ver la hoja de datos (PDF) - Fujitsu
Número de pieza
componentes Descripción
Lista de partido
MB86612 Datasheet PDF : 40 Pages
| |||
MB86612
s BLOCK DESCRIPTIONS
• PHY Layer Control Circuit
This block contains the IEEE 1394 physical layer control circuits.
Both asynchronous transfer and isochronous transfer in a cable environment are supported.
The transfer speed is 98.304 Mbit/sec.
Two analog transceiver/receiver ports are built-in.
This block provides bus status monitoring initialization operation after a bus reset is applied, as well as
arbitration and encoding/decoding functions for data sending and receiving.
• LINK Layer Control Circuit
This block controls the generation and transfer of IEEE 1394 standard packets.
32-bit CRC generation and checking is performed for packet headers and data.
A 32-bit cycle timer register is built-in to provide cycle master functions.
• Sending/Receiving FIFO
Contains built-in 4-byte FIFO areas, used for isochronous smoothing and rate conversion for both sending
and receiving.
Contains independent sending and receiving 128-byte FIFO areas for asynchronous transfer.
• Packet Processing
Sending: Performs packetizing of headers, data and CRC. Automatically generates and attaches CRC.
Receiving: Separates 1394 packet headers and data, strips CRC.
• Special Transaction Circuits
These circuits operate with the packet processing block in handling data from the isochronous interface,
packetizing for MPEG and DVC transfer as well as rebuilding receiving data for the isochronous interface.
• Register Block
This block contains various device control registers, as well as registers for setting parameters required for
1394 transfer, AVC protocol registers and CSR.
The built-in CSR provides isochronous resource manager functions.
• PLL Circuit
This block uses the reference clock signal generated by the crystal oscillator circuit to create internal operating
clock and transfer clock signals.
Reference oscillator frequency: 8.192 MHz.
13
Share Link: 