datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

OZ6833 Ver la hoja de datos (PDF) - Unspecified

Número de pieza
componentes Descripción
Lista de partido
OZ6833
ETC
Unspecified ETC
OZ6833 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
OZ6833
Pin Name
INTB#
SOUT#/
IRQSER
SIN#
GNT#
REQ#
LOCK#
PCI_VCC
Description
PCI Bus Interrupt B: This output
indicates a programmable interrupt
request generated from any of a number
of card actions. Although there is no
specific mapping requirement for
connecting interrupt lines from the
OZ6833 to the system, a common use is
to connect this pin to the system PCI bus
INTB# signal.
SOUT#/IRQSER: In PC/PCI Serial
Interrupt Signaling mode, this pin is the
serial interrupt output, SOUT#. In PC/Way
mode, this pin is the IRQ serializer pin to
the interrupt controller.
SIN#: In PC/PCI Serial Input Signaling
mode, this pin is the serial interrupt input,
SIN#.
Grant: This signal indicates that access
to the bus has been granted.
Request: This signal indicates to the
arbiter that the OZ6833 requests use of
the bus.
PCI LOCK#: This signal is used by a PCI
master to perform a locked transaction to
a target memory. LOCK# is used to
prevent more than one master from using
a particular system resource.
PCI Bus VCC: These pins can be
connected to either a 3.3- or 5-volt power
supply. The PCI bus interface pin outputs
listed in this table (Table 2-1) will operate
at the voltage applied to these pins,
independent of the voltage applied to
other OZ6833 pin groups.
Pin Number
TQFP
BGA
204
C4
205
B3
206
A2
2
D4
3
C2
58
U3
6, 21, 37, 50 D3, G1, L1, T1
Input
-
TTL
TTL
TTL
N/A
TTL
-
PCMCIA Sockets Interface Pins
Socket A pin number --- Socket B pin number
Name1
-REG#/
CCBE3#
A[25:24]/
CAD[19, 17]
A23/
CFRAME#
Description2
Pin Number
Socket A
Socket B
Qty
TQFP BGA TQFP BGA
Register Access: During PCMCIA 112
P15
188
D7
1
memory cycles, this output chooses
between attribute and common
memory. During I/O cycles for non-DMA
transfers, this signal is active (low).
During ATA mode, this signal is always
inactive. For DMA cycles on the
OZ6833 to a DMA-capable card, -REG
is inactive during I/O cycles to indicate
DACK to the PCMCIA card.
CardBus Command Byte Enable: In
CardBus mode, this pin is the CCBE3#.
PCMCIA socket address 25:24 outputs. 102, R15,
176,
D10,
2
CardBus Address/Data: CardBus 99 U15
174
B11
mode, these pins are the CAD bits 19
and 17.
PCMCIA socket address 23 output.
96
U14
172
D11
1
CardBus Frame: In CardBus mode,
this pin is the CFRAME# signal.
Type
TO
Power
Rail
4
Drive
PCI Spec
I/O
4
PCI Spec
I/O
4
PCI Spec
I
4
PCI Spec
TO
4
PCI Spec
I/O
4
PCI Spec
PWR
-
I/O
Pwr
Drive
I/O
2 or 3 CardBus
spec.
I/O
2 or 3 CardBus
spec.
I/O
2 or 3 CardBus
spec.
OZ6833-DS-1.55
Page 7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]