PCA9559 Ver la hoja de datos (PDF) - Philips Electronics
Número de pieza
componentes Descripción
Lista de partido
PCA9559 Datasheet PDF : 10 Pages
| |||
Philips Semiconductors
5-bit multiplexed/1-bit latched 6-bit I2C EEPROM
Product specification
PCA9559
FEATURES
•5-bit 2-to-1 multiplexer, 1-bit latch
•6-bit internal non-volatile register
•Internal non-volatile register programmable and readable via I2C bus
•Override input forces all outputs to logic 0
•5 open drain multiplexed outputs
•1 open drain non-multiplexed (latched) output
•5V and 2.5V tolerant inputs
•Useful for ‘jumperless’ configuration of PC motherboards
•2 address pins, allowing up to 4 devices on the I2C bus
DESCRIPTION
The primary function of the 5-bit multiplexer, 1-bit latch is to enable
system configuration.
ORDERING INFORMATION
PACKAGES
20-Pin Plastic TSSOP
TEMPERATURE RANGE
0°C to +70°C
PIN CONFIGURATION
I2C SCL 1
I2C SDA 2
A1 3
A0 4
MUX_IN A 5
MUX_IN B 6
MUX_IN C 7
MUX_IN D 8
MUX_IN E 9
GND 10
ORDER CODE
PCA9559 PW DH
20 VCC
19 WP
18 OVERRIDE #
17 NON_MUXED_OUT
16 MUX_OUT A
15 MUX_OUT B
14 MUX_OUT C
13 MUX_OUT D
12 MUX_OUT E
11 MUX_SELECT
SW00216
DRAWING NUMBER
SOT360-1
FUNCTIONAL DESCRIPTION
When the MUX_SELECT signal is logic 0, the multiplexer will select
the data from the non-volatile register to drive on the MUX_OUT
pins. When the MUX_SELECT signal is logic 1, the multiplexer will
select the MUX_IN lines to drive on the MUX_OUT pins. The
MUX_SELECT signal is also used to latch the NON_MUXED_OUT
signal which outputs data from the non-volatile register. The
NON_MUXED_OUT signal latch is transparent when MUX_SELECT
is in a logic 0 state, and will latch data when MUX_SELECT is in a
logic 1 state. When the active-LOW OVERRIDE# signal is set to
logic 0 and the MUX_SELECT signal is at a logic 0, all outputs will
be driven to logic 0. This information is summarized in Table 1.
The Write Protect (WP) input is used to control the ability to write the
contents of the 6-bit non-volatile register. If the WP signal is logic 0,
the I2C bus will be able to write the contents of the non-volatile
register. If the WP signal is logic 1, data will not be allowed to be
written into the non-volatile register.
The factory default for the contents of the non-volatile register are all
logic 0. These stored values can be read or written using the I2C
bus (described in the next section).
The OVERRIDE#, WP, MUX_IN, and MUX_SELECT signals have
internal pullup resistors. See the DC and AC Characteristics for
hysteresis and signal spike suppression figures.
FUNCTION TABLE
OVERRIDE#
MUX_SELECT
MUX_OUT
OUTPUTS
NON_MUXED_OUT
OUTPUT
0
0
All 0’s
All 0’s
0
1
MUX_IN
Latched
inputs NON_MUXED_OUT 1
1
0
From non-
volatile
register
From non-volatile
register
1
1
MUX_IN
inputs
From non-volatile
register
NOTE:
1. NON_MUXED_OUT state will be the value present on the output
at the time of the MUX_SELECT input transitioned from a logic 0
to a logic 1 state.
2000 Jan 31
2
853-2181 23063
Share Link: 