SAA7114E Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza

componentes Descripción

Lista de partido

SAA7114E

PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC comb filter, VBI data slicer and high performance scaler

Philips Electronics 

Philips Semiconductors

PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC

comb filter, VBI data slicer and high performance scaler

Product specification

SAA7114

1.5 Digital I/O interfaces

• Real-time signal port (R port), inclusive continuous

line-locked reference clock and real-time status

information supporting RTC level 3.1 (refer to document

“RTC Functional Specification” for details)

• Bidirectional expansion port (X port) with half duplex

functionality (D1), 8-bit Y-CB-CR:

– Output from decoder part, real-time and unscaled

– Input to scaler part, e.g. video from MPEG decoder

(extension to 16-bit possible)

• Video image port (I port) configurable for 8-bit data

(extension to 16-bit possible) in master mode (own

clock), or slave mode (external clock), with auxiliary

timing and handshake signals

• Discontinuous data streams supported

• 32-word × 4-byte FIFO register for video output data

• 28-word × 4-byte FIFO register for decoded VBI data

output

• Scaled 4 : 2 : 2, 4 : 1 : 1, 4 : 2 : 0, 4 : 1 : 0 Y-CB-CR

output

• Scaled 8-bit luminance only and raw CVBS data output

• Sliced, decoded VBI data output.

1.6 Miscellaneous

• Power-on control

• 5 V tolerant digital inputs and I/O ports

• Software controlled power saving standby modes

supported

• Programming via serial I2C-bus, full read back ability by

an external controller, bit rate up to 400 kbits/s

• Boundary scan test circuit complies with the “IEEE Std.

1149.b1 - 1994”.

2 APPLICATIONS

• Desktop video

• Multimedia

• Digital television

• Image processing

• Video phone applications.

3 GENERAL DESCRIPTION

The SAA7114 is a video capture device for applications at

the image port of VGA controllers.

The SAA7114 is a combination of a two-channel analog

preprocessing circuit including source selection,

anti-aliasing filter and ADC, an automatic clamp and gain

control, a Clock Generation Circuit (CGC), a digital

multistandard decoder containing two-dimensional

chrominance/luminance separation by an adaptive comb

filter and a high performance scaler, including variable

horizontal and vertical up and downscaling and a

brightness, contrast and saturation control circuit.

It is a highly integrated circuit for desktop video and similar

applications. The decoder is based on the principle of

line-locked clock decoding and is able to decode the colour

of PAL, SECAM and NTSC signals into ITU 601

compatible colour component values. The SAA7114

accepts CVBS or S-video (Y/C) as analog inputs from TV

or VCR sources, including weak and distorted signals.

An expansion port (X port) for digital video (bidirectional

half duplex, D1 compatible) is also supported to connect to

MPEG or a video phone codec. At the so called image port

(I port) the SAA7114 supports 8 or 16-bit wide output data

with auxiliary reference data for interfacing to VGA

controllers.

The target application for the SAA7114 is to capture and

scale video images, to be provided as a digital video

stream through the image port of a VGA controller, for

display via the frame buffer of the VGA, or for capture to

system memory.

In parallel SAA7114 also incorporates provisions for

capturing the serially coded data in the vertical blanking

interval (VBI data). Two principal functions are available:

1. To capture raw video samples, after interpolation to

the required output data rate, via the scaler

2. A versatile data slicer (data recovery) unit.

The SAA7114 also incorporates field-locked audio clock

generation. This function ensures that there is always the

same number of audio samples associated with a field, or

a set of fields. This prevents the loss of synchronization

between video and audio during capture or playback.

The circuit is I2C-bus controlled (full write/read capability

for all programming registers, bit rate up to 400 kbits/s).

2004 Mar 03

4

Share Link: