HIP6021A Ver la hoja de datos (PDF) - Intersil
Número de pieza
componentes Descripción
Lista de partido
HIP6021A Datasheet PDF : 16 Pages
| |||
HIP6021A
TABLE 1. OUT1 VOLTAGE PROGRAM
VID4
PIN NAME
VID3
VID2
VID1
VID0
NOMINAL
DACOUT
VOLTAGE
0
1
1
1
1
1.30
0
1
1
1
0
1.35
0
1
1
0
1
1.40
0
1
1
0
0
1.45
0
1
0
1
1
1.50
0
1
0
1
0
1.55
0
1
0
0
1
1.60
0
1
0
0
0
1.65
0
0
1
1
1
1.70
0
0
1
1
0
1.75
0
0
1
0
1
1.80
0
0
1
0
0
1.85
0
0
0
1
1
1.90
0
0
0
1
0
1.95
0
0
0
0
1
2.00
0
0
0
0
0
2.05
1
1
1
1
1
2.00
1
1
1
1
0
2.1
1
1
1
0
1
2.2
1
1
1
0
0
2.3
1
1
0
1
1
2.4
1
1
0
1
0
2.5
1
1
0
0
1
2.6
1
1
0
0
0
2.7
1
0
1
1
1
2.8
1
0
1
1
0
2.9
1
0
1
0
1
3.0
1
0
1
0
0
3.1
1
0
0
1
1
3.2
1
0
0
1
0
3.3
1
0
0
0
1
3.4
1
0
0
0
0
3.5
NOTE: 0 = connected to GND, 1 = open or connected to 5V through
pull-up resistors.
OUT2 Voltage Selection
The AGP output voltage is internally set to one of two levels,
based on the status of the SELECT pin. Grounding the
SELECT pin enables the internal 1.5V regulator control
circuitry. Left open, the SELECT pin is internally pulled ‘high’
and the AGP voltage is regulated to 3.3V during the softstart
sequence. Once complete, the gate drive is increased and
the regulator becomes a simple pass circuit for the 3.3V
input voltage.
OUT3 and OUT4 Voltage Adjustability
The GTL bus voltage (1.5V, OUT3) and the chip set and/or
cache memory voltage (1.8V, OUT4) are internally set for
simple, low-cost implementation in typical Intel motherboard
architectures. However, if different voltage settings are
desired for these two outputs, the FIX pin provides the
necessary adaptability. Left open (NC), this pin sets the fixed
output voltages described above. Grounding this pin allows
both output voltages to be set by means of external resistor
dividers as shown in Figure 6.
+3.3VIN
VOUT3
COUT3
VAUX
Q4
DRIVE3
VSEN3
RS3
RP3
HIP6021A
Q5
VOUT4
COUT4
RS4
RP4
DRIVE4
VSEN4
FIX
VOUT
=
VBG
×
⎛
⎜1
⎝
+
RR-----SP-- ⎠⎟⎞
FIGURE 6. ADJUSTING THE OUTPUT VOLTAGE OF
OUTPUTS 3 AND 4
Application Guidelines
Soft-Start Interval
Initially, the soft-start function clamps the error amplifier’s
output of the PWM converter. This generates PHASE pulses
of increasing width that charge the output capacitor(s). After
the output voltage increases to approximately 70% of the set
value, the reference input of the error amplifier is clamped to
a voltage proportional to the SS pin voltage. The resulting
output voltages start-up as shown in Figure 2.
The soft-start function controls the output voltage rate of rise
to limit the current surge at start-up. The soft-start interval and
the surge current are programmed by the soft-start capacitor,
CSS. Programming a faster soft-start interval increases the
peak surge current. The peak surge current occurs during the
initial output voltage rise to 70% of the set value.
10
Share Link: 