MD82C288-10 Ver la hoja de datos (PDF) - Intel

Número de pieza

componentes Descripción

fabricante

MD82C288-10

BUS CONTROLLER FOR M80286 PROCESSORS

Intel 

M82C288

CMDLY is first sampled on the falling edge of the

CLK ending TS If sampled HIGH the command out-

put is not activated and CMDLY is again sampled

on the next falling edge of CLK Once sampled

LOW the proper command output becomes active

immediately if MB e 0 If MB e 1 the proper com-

mand goes active no earlier than shown in Figures 9

and 10

READY can terminate a bus cycle before CMDLY

allows a command to be issued In this case no

commands are issued an the bus controller will de-

activate DEN and DT R in the same manner as if a

command has been issued

sitions of all signals in all modes Instead all signal

timing relationships are shown via the general cas-

es Special cases are shown when needed The

waveforms provide some functional descriptions of

the M82C288 however most functional descriptions

are provided in Figures 5 through 11

To find the timing specification for a signal transition

in a particular mode first look for a special case in

the waveforms If no special case applies then use

a timing specification for the same or related func-

tion in another mode

Waveforms Discussion

The waveforms show the timing relationships of in-

puts and outputs and do not show all possible tran-

12

Share Link: