UPD72870AF1 Ver la hoja de datos (PDF) - NEC => Renesas Technology

Número de pieza

componentes Descripción

Lista de partido

UPD72870AF1

IEEE1394 1-CHIP OHCI HOST CONTROLLER

NEC => Renesas Technology 

µPD72870A

Field

Port_event

Enab_accel

Enab_multi

Page_select

Port_select

Reserved

Table 2-1. Bit Field Description (3/3)

Size R/W Reset value

Description

1 R/W

0

Set to 1 when the Int_Enable bit in the register map of each port is 1 and

there is a change in the ports connected, Bias, Disabled and Fault bits.

Set to 1 when the Resume_int bit is 1 and any one port does resume.

Writing 1 to this bit clears it to 0.

Writing 0 has no effect.

1 R/W

0

Enables arbitration acceleration.

Ack-acceleration and Fly-by arbitration are enabled.

1: Enabled

0: Disabled

If this bit changes while the bus request is pending, the operation is not

guaranteed.

1 R/W

0

Enable multi-speed packet concatenation.

Setting this bit to 1 follows multi-speed transmission.

When this bit is set to 0,the packet will be transmitted with the same speed

as the first packet.

3 R/W

000

Select page address between 1000 to 1111.

000: Port Status Page

001: Vendor Definition Page

Others: Unused

4 R/W

0000

Port Selection.

Selecting 000 (Port Status Page) with the page selection selects the port.

0000: Port 0

0001: Port 1

0010: Port 2

Others: Unused

-

R

000…

Reserved. Read as 0.

Preliminary Data Sheet S14653EJ1V0DS00

19

Share Link: