HSP50110(1999) Ver la hoja de datos (PDF) - Intersil

Número de pieza

componentes Descripción

Lista de partido

HSP50110
(Rev.:1999)

Digital Quadrature Tuner

Intersil 

Waveforms

HSP50110

CLK

t CP

t CL

t CH

WR

C0-7, A0-2

t WRL

t WS

t WRH

t WH

FIGURE 26. TIMING RELATIVE TO WR

t DS

IIN9-0, QIN9-0,

ENI, PH1-0,

CFLD, COF,

SOF, COFSYNC,

SOFSYNC

IOUT9-0, QOUT9-0,

DATARDY, LOTP,

SSTRB, SPH4-0,

HI/LO

t DH

t DO

t WC

WR

FIGURE 27. TIMING RELATIVE TO CLK

t RF

t RF

2.0V

0.8V

FIGURE 28. OUTPUT RISE AND FALL TIMES

OEI

OEQ

t OE

OUTI9-0

OUTQ9-0

1.5V

1.7V

1.3V

1.5V

t OD

FIGURE 29. OUTPUT ENABLE/DISABLE

t RDL

RD

C0-7

t RDO

t ROD

FIGURE 30. TIMING RELATIVE TO READ

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-

out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

3-252

Share Link: