HT46R64 Ver la hoja de datos (PDF) - Holtek Semiconductor

Número de pieza

componentes Descripción

Lista de partido

HT46R64

A/D with LCD Type 8-Bit MCU

Holtek Semiconductor 

HT46R64/HT46C64

Functional Description

Execution Flow

The system clock is derived from either a crystal or an

RC oscillator or a 32768Hz crystal oscillator. It is inter-

nally divided into four non-overlapping clocks. One in-

struction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such

a way that a fetch takes one instruction cycle while de-

coding and execution takes the next instruction cycle.

The pipelining scheme makes it possible for each in-

struction to be effectively executed in a cycle. If an in-

struction changes the value of the program counter, two

cycles are required to complete the instruction.

Program Counter - PC

The program counter (PC) is 12 bits wide and it controls

the sequence in which the instructions stored in the pro-

gram ROM are executed. The contents of the PC can

specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an in-

struction code, the value of the PC is incremented by 1.

The PC then points to the memory word containing the

next instruction code.

When executing a jump instruction, conditional skip ex-

ecution, loading a PCL register, a subroutine call, an ini-

tial reset, an internal interrupt, an external interrupt, or

returning from a subroutine, the PC manipulates the

program transfer by loading the address corresponding

to each instruction.

The conditional skip is activated by instructions. Once

the condition is met, the next instruction, fetched during

the current instruction execution, is discarded and a

dummy cycle replaces it to get a proper instruction; oth-

erwise proceed to the next instruction.

T1 T2 T3 T4 T1 T2 T3 T4 T1 T2 T3 T4

S y s te m C lo c k

O S C 2 ( R C o n ly )

PC

PC

PC +1

PC +2

F e tc h IN S T (P C )

E x e c u te IN S T (P C -1 )

F e tc h IN S T (P C + 1 )

E x e c u te IN S T (P C )

Execution Flow

F e tc h IN S T (P C + 2 )

E x e c u te IN S T (P C + 1 )

Mode

Program Counter

*11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 *0

Initial Reset

000000000000

External Interrupt 0

000000000100

External Interrupt 1

000000001000

Timer/Event Counter 0 Overflow 0 0 0 0 0 0 0 0 1 1 0 0

Timer/Event Counter 1 Overflow 0 0 0 0 0 0 0 1 0 0 0 0

Time Base Interrupt

000000010100

RTC Interrupt

000000011000

Skip

Program Counter+2

Loading PCL

*11 *10 *9 *8 @7 @6 @5 @4 @3 @2 @1 @0

Jump, Call Branch

#11 #10 #9 #8 #7 #6 #5 #4 #3 #2 #1 #0

Return From Subroutine

S11 S10 S9 S8 S7 S6 S5 S4 S3 S2 S1 S0

Note: *11~*0: Program counter bits

#11~#0: Instruction code bits

Program Counter

S11~S0: Stack register bits

@7~@0: PCL bits

Rev. 1.90

7

April 13, 2011

Share Link: