RTL8201BL Ver la hoja de datos (PDF) - Unspecified
Número de pieza
componentes Descripción
Lista de partido
RTL8201BL Datasheet PDF : 29 Pages
| |||
5. Pin Description
LI: Latched Input in power up or reset
I: Input
P: Power
I/O: Bi-directional input and output
O: Output
RTL8201BL
5.1 100 Mbps MII & PCS Interface
Symbol
TXC
TXEN
TXD[3:0]
RXC
COL
CRS
RXDV
RXD[3:0]
RXER/
FXEN
MDC
MDIO
Type
O
I
I
O
Pin No.
7
2
3, 4, 5, 6
16
O
1
O
23
O
22
O
18, 19, 20, 21
O/LI
24
I 25
I/O
26
Description
Transmit Clock: This pin provides a continuous clock as a timing reference
for TXD[3:0] and TXEN.
Transmit Enable: The input signal indicates the presence of a valid nibble
data on TXD[3:0].
Transmit Data: MAC will source TXD[0..3] synchronous with TXC when
TXEN is asserted.
Receive Clock: This pin provides a continuous clock reference for RXDV
and RXD[0..3] signals. RXC is 25MHz in the 100Mbps mode and 2.5Mhz in
the 10Mbps mode.
Collision Detected: COL is asserted high when a collision is detected on the media.
Carrier Sense: This pin’s signal is asserted high if the media is not in IDEL state.
Receive Data Valid: This pin’s signal is asserted high when received data is
present on the RXD[3:0] lines; the signal is deasserted at the end of the
packet. The signal is valid on the rising of the RXC.
Receive Data: These are the four parallel receive data lines aligned on the
nibble boundaries driven synchronously to the RXC for reception by the
external physical unit (PHY).
Receive error: if any 5B decode error occurs, such as invalid J/K, T/R,
invalid symbol, this pin will go high.
Fiber/UTP Enable: During power on reset, this pin status is latched to
determine at which media mode to operate:
1: Fiber mode
0: UTP mode
An internal weak pull low resistor, sets this to the default of UTP mode. It is
possible to use an external 5.1KΩ pull high resistor to enable fiber mode.
After power on, the pin operates as the Receive Error pin.
Management Data Clock: This pin provides a clock synchronous to MDIO,
which may be asynchronous to the transmit TXC and receive RXC clocks.
The clock rate can be up to 2.5MHz.
Management Data Input/Output: This pin provides the bi-directional
signal used to transfer management information.
5.2 SNI (Serial Network Interface): 10Mbps only
Symbol
COL
RXD0
CRS
RXC
TXD0
TXC
TXEN
Type
O
O
O
O
I
O
I
Pin No.
1
21
23
16
6
7
2
Description
Collision Detect
Received Serial Data
Carrier Sense
Receive Clock: Resolved from received data
Transmit Serial Data
Transmit Clock: Generate by PHY
Transmit Enable: For MAC to indicate transmit operation
2002-03-29
5
Rev.1.2
Share Link: 