GS880E32T-11.5I Ver la hoja de datos (PDF) - Giga Semiconductor
Número de pieza
componentes Descripción
Lista de partido
GS880E32T-11.5I Datasheet PDF : 25 Pages
| |||
Preliminary
GS880E18/32/36T-11/11.5/100/80/66
Simplified State Diagram with G
X
Deselect
W
R
W
R
X
First Write R
CW
CR
W
First Read
X
CW
CR
W
X
R
Burst Write
CR
CW
R
W Burst Read X
CW
CR
Notes:
1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
2. Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
3. Transitions shown in grey tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
Rev: 1.11 11/2000
10/25
© 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Share Link: 