datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

MAX1714AEEP Ver la hoja de datos (PDF) - Maxim Integrated

Número de pieza
componentes Descripción
fabricante
MAX1714AEEP Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
High-Speed Step-Down Controller
for Notebook Computers
Pin Description
PIN PIN
MAX1714A MAX1714B
1
1
2, 9,
11
NAME
DH
N.C.
3
2
SHDN
4
3
FB
5
4
OUT
6
5
ILIM
7
6
REF
8
AGND
10
7
PGOOD
8
GND
12
PGND
13
9
DL
14
10
VDD
15
11
VCC
16
12
TON
17
13
V+
18
14
SKIP
19
15
BST
20
16
LX
FUNCTION
High-Side Gate Driver Output. Swings from LX to BST.
No Connection. These pins are not connected to any internal circuitry. Connect N.C. pins
to the ground plane to enhance thermal conductivity.
Shutdown Control Input. Drive SHDN to AGND to force the MAX1714 into shutdown. Drive
or connect to VCC for normal operation. A rising edge on SHDN clears the fault latch.
Feedback Input. Connect to AGND for a +2.5V fixed output or to VCC for a +3.3V fixed
output, or connect FB to a resistor divider from OUT for an adjustable output.
Output Voltage Connection. Connect directly to the junction of the external and output fil-
ter capacitors. OUT senses the output voltage to determine the on-time and also serves
as the feedback input in fixed-output modes.
Current-Limit Threshold Adjustment. Connect ILIM to VCC for 100mV current-limit threshold.
For an adjustable threshold, connect an external voltage source to ILIM, or use a two-resis-
tor divider from REF to AGND. The external adjustment range of 0.5V to 2.0V corresponds to
a current-limit threshold of 50mV to 200mV.
+2.0V Reference Voltage Output. Bypass to AGND with 0.22µF (minimum) capacitor. Can
supply 50µA for external loads.
Analog Ground.
Power-Good Open-Drain Output. PGOOD is low when the output voltage is more than 6%
below the normal regulation point or during soft-start. PGOOD is high impedance when
the output is in regulation and the soft-start circuit has terminated.
Analog and Power Ground. AGND and PGND connect together internally.
Power Ground. Connect directly to the low-side MOSFET’s source. Serves as the negative
input of the current-limit comparator.
Low-Side Gate-Driver Output. Swings from PGND to VDD.
Supply Input for the DL Gate Drive. Connect to the system supply voltage, +4.5V to +5.5V.
Bypass to PGND with a 1µF (min) ceramic capacitor.
Analog-Supply Input. Connect to the system supply voltage, +4.5V to +5.5V, with a series
20resistor. Bypass to AGND with a 1µF (min) ceramic capacitor.
On-Time Selection-Control Input. This is a four-level input used to determine DH on-time.
Connect to AGND, REF, or VCC, or leave TON unconnected to set the following switching
frequencies: AGND = 600kHz, REF = 450kHz, floating = 300kHz, and VCC = 200kHz.
Battery Voltage Sense Connection. Connect to input power source. V+ is used only to set
the PWM one-shot timing.
Pulse-Skipping Control Input. Connect to VCC for low-noise forced-PWM mode. Connect
to AGND to enable pulse-skipping operation.
Boost Flying-Capacitor Connection. Connect to an external capacitor and diode according
to the Standard Application Circuit (Figure 1). See MOSFET Gate Drivers (DH, DL) section.
External Inductor Connection. Connect LX to the switched side of the inductor. LX serves
as the lower supply rail for the DH high-side gate driver. LX is also the positive input to the
current-limit comparator.
8 _______________________________________________________________________________________

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]